Patents by Inventor Casper Dietrich
Casper Dietrich has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11215773Abstract: A laser module includes one or more connectors and a laser source. The one or more connectors are configured to receive electrical power from, and to output a light beam to, a panel of a system. The laser source is configured to (i) be powered by the electrical power, and (ii) produce the light beam using the electrical power. The one or more connectors and the laser source are detachable from the panel, and when detached from the panel, the laser source is not powered by the electrical power.Type: GrantFiled: June 14, 2020Date of Patent: January 4, 2022Assignee: MELLANOX TECHNOLOGIES DENMARK APSInventors: Casper Dietrich, Henning Lysdal
-
Publication number: 20210389536Abstract: A laser module includes one or more connectors and a laser source. The one or more connectors are configured to receive electrical power from, and to output a light beam to, a panel of a system. The laser source is configured to (i) be powered by the electrical power, and (ii) produce the light beam using the electrical power. The one or more connectors and the laser source are detachable from the panel, and when detached from the panel, the laser source is not powered by the electrical power.Type: ApplicationFiled: June 14, 2020Publication date: December 16, 2021Inventors: Casper Dietrich, Henning Lysdal
-
Patent number: 7324620Abstract: A re-timer system that may include a phase recoverer (“PR”), first-in-first-out device (“FIFO”) and retime clock multiplication unit (“CMU”). PR may receive an input signal that suffers from jitter. PR may generate a phase matched signal having substantially the same phase as that of the input signal. To generate the phase matched signal, PR may use a clock signal provided by a single side band oscillator, CMU, or a clock signal having substantially the same level of jitter as that of the input signal to generate the phase matched signal. FIFO may sample the phase matched signal and store such samples. CMU may request and output samples from the FIFO at a frequency determined by a reference clock signal.Type: GrantFiled: November 7, 2006Date of Patent: January 29, 2008Assignee: Intel CorporationInventor: Casper Dietrich
-
Publication number: 20070064853Abstract: A re-timer system that may include a phase recoverer (“PR”), first-in-first-out device (“FIFO”) and retime clock multiplication unit (“CMU”). PR may receive an input signal that suffers from jitter. PR may generate a phase matched signal having substantially the same phase as that of the input signal. To generate the phase matched signal, PR may use a clock signal provided by a single side band oscillator, CMU, or a clock signal having substantially the same level of jitter as that of the input signal to generate the phase matched signal. FIFO may sample the phase matched signal and store such samples. CMU may request and output samples from the FIFO at a frequency determined by a reference clock signal.Type: ApplicationFiled: November 7, 2006Publication date: March 22, 2007Inventor: Casper Dietrich
-
Patent number: 7154977Abstract: A re-timer system that may include a phase recoverer (“PR”), first-in-first-out device (“FIFO”) and retime clock multiplication unit (“CMU”). PR may receive an input signal that suffers from jitter. PR may generate a phase matched signal having substantially the same phase as that of the input signal. To generate the phase matched signal, PR may use a clock signal provided by a single side band oscillator, CMU, or a clock signal having substantially the same level of jitter as that of the input signal to generate the phase matched signal. FIFO may sample the phase matched signal and store such samples. CMU may request and output samples from the FIFO at a frequency determined by a reference clock signal.Type: GrantFiled: March 31, 2003Date of Patent: December 26, 2006Assignee: Intel CorporationInventors: Casper Dietrich, Steen B. Christensen
-
Patent number: 7151813Abstract: A re-timer system that may include a phase recoverer (“PR”), first-in-first-out device (“FIFO”) and retime clock multiplication unit (“CMU”). PR may receive an input signal that suffers from jitter. PR may generate a phase matched signal having substantially the same phase as that of the input signal. To generate the phase matched signal, PR may use a clock signal provided by a single side band oscillator, CMU, or a clock signal having substantially the same level of jitter as that of the input signal to generate the phase matched signal. FIFO may sample the phase matched signal and store such samples. CMU may request and output samples from the FIFO at a frequency determined by a reference clock signal.Type: GrantFiled: July 17, 2002Date of Patent: December 19, 2006Assignee: Intel CorporationInventor: Casper Dietrich
-
Patent number: 7136444Abstract: A signal regenerator that reduces noise in a reference clock signal. In one possible implementation, phase comparisons between the reference clock signal and an input signal are made. Based on the phase comparisons, phases of a clock signal having a lower frequency than the reference clock signal are adjusted. Phases of the phase adjusted lower frequency clock signal are compared with phases of a divided down version of the reference clock signal. Based on such comparisons, phases of the reference clock signal may be adjusted.Type: GrantFiled: July 25, 2002Date of Patent: November 14, 2006Assignee: Intel CorporationInventors: Steen B. Christensen, Casper Dietrich
-
Patent number: 7028205Abstract: Techniques to determine and indicate the extent to which transitions of an input signal deviate from a desired transition region. In an implementation, an indication may be provided when a transition of an input signal occurs within the desired transition region and an indication may be provided when a transition of an input signal occurs outside the desired transition reagion. In an implementation, a difference between a number of times when input signal transitions occur inside and outside of the desired transition region may be provided. Accordingly, a receiver of the input signal may decide whether to ignore or use the input signal based on the difference between a number of times when input signal transitions occur inside and outside of the desired transition region.Type: GrantFiled: July 25, 2002Date of Patent: April 11, 2006Assignee: Intel CorporationInventor: Casper Dietrich
-
Patent number: 6973147Abstract: Techniques to adjust sampling times of an input signal. The techniques may utilize multi-level modification of the phase of a sampling clock. For example, the level of modification of the phase of the sampling clock may depend on the phase angle of the sampling clock in which transitions of the input signal occur.Type: GrantFiled: September 4, 2002Date of Patent: December 6, 2005Assignee: Intel CorporationInventors: Benny Christensen, Casper Dietrich, Bjarke Goth, Thorkild Franck, Eivind Johansen
-
Publication number: 20040193970Abstract: Briefly, a receiver system that may have an adjustable DC offset cancellation (vertical offset) and horizontal sampling point movement (horizontal offset) capabilities.Type: ApplicationFiled: March 31, 2003Publication date: September 30, 2004Inventors: Casper Dietrich, Steen B. Christensen
-
Patent number: 6785354Abstract: A lock detection method for generating a lock signal including providing a data signal and a clock signal to a clock detection unit, the data signal being describable by an eye pattern, the data signal and the clock signal being in lock when a data transition occurs in the center of a first transition period.Type: GrantFiled: November 28, 2000Date of Patent: August 31, 2004Assignee: Intel CorporationInventor: Casper Dietrich
-
Publication number: 20040042578Abstract: Techniques to adjust sampling times of an input signal.Type: ApplicationFiled: September 4, 2002Publication date: March 4, 2004Inventors: Benny Christensen, Casper Dietrich, Bjarke Goth, Thorkild Franck, Eivind Johansen
-
Publication number: 20040017871Abstract: A signal regenerator that reduces noise in a reference clock signal.Type: ApplicationFiled: July 25, 2002Publication date: January 29, 2004Inventors: Steen B. Christensen, Casper Dietrich
-
Publication number: 20040017870Abstract: Techniques to determine and indicate the extent to which transitions of an input signal deviate from a desired transition region.Type: ApplicationFiled: July 25, 2002Publication date: January 29, 2004Inventor: Casper Dietrich
-
Publication number: 20040013216Abstract: A re-timer system that may include a phase recoverer (“PR”), first-in-first-out device (“FIFO”) and retime clock multiplication unit (“CMU”). PR may receive an input signal that suffers from jitter. PR may generate a phase matched signal having substantially the same phase as that of the input signal. To generate the phase matched signal, PR may use a clock signal provided by a single side band oscillator, CMU, or a clock signal having substantially the same level of jitter as that of the input signal to generate the phase matched signal. FIFO may sample the phase matched signal and store such samples. CMU may request and output samples from the FIFO at a frequency determined by a reference clock signal.Type: ApplicationFiled: July 17, 2002Publication date: January 22, 2004Inventor: Casper Dietrich
-
Publication number: 20040013217Abstract: A re-timer system that may include a phase recoverer (“PR”), first-in-first-out device (“FIFO”) and retime clock multiplication unit (“CMU”). PR may receive an input signal that suffers from jitter. PR may generate a phase matched signal having substantially the same phase as that of the input signal. To generate the phase matched signal, PR may use a clock signal provided by a single side band oscillator, CMU, or a clock signal having substantially the same level of jitter as that of the input signal to generate the phase matched signal. FIFO may sample the phase matched signal and store such samples. CMU may request and output samples from the FIFO at a frequency determined by a reference clock signal.Type: ApplicationFiled: March 31, 2003Publication date: January 22, 2004Inventors: Casper Dietrich, Steen B. Christensen