Patents by Inventor Catherine B. Labelle
Catherine B. Labelle has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11380581Abstract: A method of fabricating an interconnect structure of a semiconductor device is provided having a first conductive line and forming a second conductive line over the first conductive line. A via opening is formed in the second conductive line, and the via opening is aligned over the first conductive line. The via opening is filled with a conductive material to form an interconnect via and an upper portion of the interconnect via forms a portion of the second conductive line.Type: GrantFiled: November 9, 2018Date of Patent: July 5, 2022Assignee: GLOBALFOUNDRIES U.S. Inc.Inventors: Andre P. Labonte, Catherine B Labelle, Chanro Park
-
Publication number: 20200152512Abstract: A method of fabricating an interconnect structure of a semiconductor device is provided having a first conductive line and forming a second conductive line over the first conductive line. A via opening is formed in the second conductive line, and the via opening is aligned over the first conductive line. The via opening is filled with a conductive material to form an interconnect via and an upper portion of the interconnect via forms a portion of the second conductive line.Type: ApplicationFiled: November 9, 2018Publication date: May 14, 2020Inventors: Andre P. Labonte, Catherine B Labelle, Chanro Park
-
Patent number: 9911619Abstract: Methods for a lithographic process used to pattern fins for fin-type field-effect transistors (FinFETs). A first plurality of hardmask sections may be formed, and sacrificial spacers may be formed on vertical sidewalls of the first plurality of hardmask sections. Each of the first plurality of hardmask sections is comprised of a first material. Gaps between the sacrificial spacers are filled with a second material, which is selected to etch selectively to the first material, in order to define a second plurality of hardmask sections each comprised of the second material.Type: GrantFiled: October 12, 2016Date of Patent: March 6, 2018Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Hoon Kim, Catherine B. Labelle, Lars W. Liebmann, Chanro Park, Min Gyu Sung
-
Patent number: 9881842Abstract: A first and second vertical fin are formed on a substrate structure. A dielectric layer is disposed on the substrate structure and the first and second vertical fins. A work function metal (WFM) layer is disposed on the dielectric layer. A first sidewall spacer and a second sidewall space are formed proximate to the first vertical fin and the second vertical fin, respectively. A lithographic mask is applied to a first area proximate to the first vertical fin including the first vertical fin, and a portion of the WFM layer proximate to the first vertical fin. A portion of the WFM layer proximate to the second sidewall spacer is recessed below an upper surface of the second sidewall spacer. The lithographic mask is removed. A portion of the dielectric layer is removed to produce a wimpy vertical transport device and a nominal vertical transport device on the substrate structure.Type: GrantFiled: March 23, 2017Date of Patent: January 30, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kisup Chung, Su Chen Fan, Catherine B. Labelle, Xin Miao
-
Patent number: 9875905Abstract: FinFET devices and methods of fabricating a FinFET device are provided. An exemplary method of fabricating a FinFET device includes providing a semiconductor substrate with a plurality of fins and a multi-layered hardmask stack formed thereover. The multi-layered hardmask stack is patterned to form a patterned multi-layered hardmask stack having a tapered fin masking configuration with a shortened region and an elongated region. A region of fins adjacent to the shortened region is masked with a second mask. The region of fins masked with the second mask is free from the patterned multi-layered hardmask stack. Fins in unmasked areas are etched after forming the second mask. The second mask is removed with at least one layer of the patterned multi-layered hardmask stack remaining after etching the fins in the unmasked areas. End portions of the fins adjacent to the shortened region are etched after removing the second mask.Type: GrantFiled: October 22, 2015Date of Patent: January 23, 2018Assignee: GLOBALFOUNDRIES, INC.Inventors: Min Gyu Sung, Ruilong Xie, Catherine B. Labelle
-
Patent number: 9837268Abstract: A method of fabricating raised fin structures is provided, the fabricating including: providing a substrate and at least one dielectric layer over the substrate; forming a trench in the at least one dielectric layer, the trench having a lower portion, a lateral portion, and an upper portion, the upper portion being at least partially laterally offset from the lower portion and being joined to the lower portion by the lateral portion; and, growing a material in the trench to form the raised fin structure, wherein the trench is formed to ensure that any growth defect in the lower portion of the trench terminates either in the lower portion or the lateral portion of the trench and does not extend into the upper portion of the trench.Type: GrantFiled: May 13, 2016Date of Patent: December 5, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Yi Qi, Xunyuan Zhang, Catherine B. Labelle
-
Patent number: 9779960Abstract: One illustrative method disclosed herein includes, among other things, forming a fin-removal masking layer comprised of a plurality of line-type features, each of which is positioned above one of the fins, and a masking material positioned at least between adjacent features of the fin-removal masking layer and above portions of an insulating material in the trenches between the fins. The method also includes performing an anisotropic etching process through the fin-removal masking layer to remove the portions of the fins to be removed.Type: GrantFiled: June 1, 2015Date of Patent: October 3, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Min Gyu Sung, Catherine B. Labelle
-
Patent number: 9761495Abstract: A method includes forming a plurality of fins above a substrate. A plurality of gate structures is formed above the plurality of fins. A first mask layer is formed above the plurality of fins and the plurality of gate structures. The first mask layer has at least one fin cut opening and at least one gate cut opening defined therein. A first portion of a first fin of the plurality of fins disposed below the fin cut opening is removed to define a fin cut cavity. A second portion of a first gate structure of the plurality of gate structures disposed below the gate cut opening is removed to define a gate cut cavity. An insulating material layer is concurrently formed in at least a portion of the fin cut cavity and the gate cut cavity.Type: GrantFiled: February 23, 2016Date of Patent: September 12, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Min Gyu Sung, Catherine B. Labelle, Chanro Park, Hoon Kim
-
Publication number: 20170243790Abstract: A method includes forming a plurality of fins above a substrate. A plurality of gate structures is formed above the plurality of fins. A first mask layer is formed above the plurality of fins and the plurality of gate structures. The first mask layer has at least one fin cut opening and at least one gate cut opening defined therein. A first portion of a first fin of the plurality of fins disposed below the fin cut opening is removed to define a fin cut cavity. A second portion of a first gate structure of the plurality of gate structures disposed below the gate cut opening is removed to define a gate cut cavity. An insulating material layer is concurrently formed in at least a portion of the fin cut cavity and the gate cut cavity.Type: ApplicationFiled: February 23, 2016Publication date: August 24, 2017Inventors: Ruilong Xie, Min Gyu Sung, Catherine B. Labelle, Chanro Park, Hoon Kim
-
Patent number: 9722024Abstract: Formation of semiconductor structures employing selective removal of fins includes, for example, providing a substrate having a first plurality of fins having first hard masks thereon, a second plurality of fins having second hard masks thereon, the first hard mask being different from the second hard mask, depositing a first fill material between lower portions of the first and second fins, depositing a third hard mask layer on the first fill material between the first and second fins, depositing a second fill material on the third hard mask extending between upper portions of the first and second fins, selectively removing the second hard masks and the second fins to form open cavities in the first and second fill material, depositing a third fill material in the opened cavities, and removing the second fill material and the third fill material above the third hard mask to form a fin-cut region.Type: GrantFiled: June 9, 2016Date of Patent: August 1, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Catherine B. Labelle, Min Gyu Sung
-
Publication number: 20170117156Abstract: FinFET devices and methods of fabricating a FinFET device are provided. An exemplary method of fabricating a FinFET device includes providing a semiconductor substrate with a plurality of fins and a multi-layered hardmask stack formed thereover. The multi-layered hardmask stack is patterned to form a patterned multi-layered hardmask stack having a tapered fin masking configuration with a shortened region and an elongated region. A region of fins adjacent to the shortened region is masked with a second mask. The region of fins masked with the second mask is free from the patterned multi-layered hardmask stack. Fins in unmasked areas are etched after forming the second mask. The second mask is removed with at least one layer of the patterned multi-layered hardmask stack remaining after etching the fins in the unmasked areas. End portions of the fins adjacent to the shortened region are etched after removing the second mask.Type: ApplicationFiled: October 22, 2015Publication date: April 27, 2017Inventors: Min Gyu Sung, Ruilong Xie, Catherine B. Labelle
-
Patent number: 9548249Abstract: A method includes forming a plurality of fins above a substrate. A first mask layer is formed above a first subset of the fins. First portions of the fins in the first subset exposed by a first opening in the first mask layer are removed to define, for each of the fins, a first fin segment and a second fin segment, each having a cut end surface. A first liner layer is formed on at least the cut end surface of the first fin segment for each of the fins in the first subset. A second mask layer having a second opening is formed above a second subset of the plurality of fins. An etching process removes second portions of the second subset of fins exposed by the second opening. The first liner layer protects the cut end surface of at least the first fin segment during the removing.Type: GrantFiled: February 27, 2015Date of Patent: January 17, 2017Assignee: GLOBALFOUNDRIES Inc.Inventors: Min Gyu Sung, Catherine B. Labelle
-
Publication number: 20160351411Abstract: One illustrative method disclosed herein includes, among other things, forming a fin-removal masking layer comprised of a plurality of line-type features, each of which is positioned above one of the fins, and a masking material positioned at least between adjacent features of the fin-removal masking layer and above portions of an insulating material in the trenches between the fins. The method also includes performing an anisotropic etching process through the fin-removal masking layer to remove the portions of the fins to be removed.Type: ApplicationFiled: June 1, 2015Publication date: December 1, 2016Inventors: Ruilong Xie, Min Gyu Sung, Catherine B. Labelle
-
Publication number: 20160260605Abstract: A method of fabricating raised fin structures is provided, the fabricating including: providing a substrate and at least one dielectric layer over the substrate; forming a trench in the at least one dielectric layer, the trench having a lower portion, a lateral portion, and an upper portion, the upper portion being at least partially laterally offset from the lower portion and being joined to the lower portion by the lateral portion; and, growing a material in the trench to form the raised fin structure, wherein the trench is formed to ensure that any growth defect in the lower portion of the trench terminates either in the lower portion or the lateral portion of the trench and does not extend into the upper portion of the trench.Type: ApplicationFiled: May 13, 2016Publication date: September 8, 2016Applicant: GLOBALFOUNDRIES Inc.Inventors: Yi QI, Xunyuan ZHANG, Catherine B. LABELLE
-
Publication number: 20160254192Abstract: A method includes forming a plurality of fins above a substrate. A first mask layer is formed above a first subset of the fins. First portions of the fins in the first subset exposed by a first opening in the first mask layer are removed to define, for each of the fins, a first fin segment and a second fin segment, each having a cut end surface. A first liner layer is formed on at least the cut end surface of the first fin segment for each of the fins in the first subset. A second mask layer having a second opening is formed above a second subset of the plurality of fins. An etching process removes second portions of the second subset of fins exposed by the second opening. The first liner layer protects the cut end surface of at least the first fin segment during the removing.Type: ApplicationFiled: February 27, 2015Publication date: September 1, 2016Inventors: Min Gyu Sung, Catherine B. Labelle
-
Patent number: 9431539Abstract: A dual-strained Si and SiGe FinFET device with dielectric isolation and a dual-strained nanowire device and methods of forming them are provided. Embodiments include a SiGe SRB formed on a silicon substrate, the SRB having a first region and a second region; a first and a second dielectric isolation layer formed on the first region and on the second region of the SiGe SRB, respectively; a tensile strained Si fin formed on the first dielectric isolation layer; a compressive strained SiGe fin formed on the second dielectric isolation layer; first source/drain regions formed at opposite sides of the tensile strained Si fin; second source/drain regions formed at opposite sides of the compressive strained SiGe fin; a first RMG formed between the first source/drain regions; and a second RMG formed between the second source/drain regions.Type: GrantFiled: October 10, 2014Date of Patent: August 30, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Yi Qi, Catherine B. Labelle, Xiuyu Cai
-
Patent number: 9391140Abstract: A method of fabricating raised fin structures is provided, the fabricating including: providing a substrate and at least one dielectric layer over the substrate; forming a trench in the at least one dielectric layer, the trench having a lower portion, a lateral portion, and an upper portion, the upper portion being at least partially laterally offset from the lower portion and being joined to the lower portion by the lateral portion; and, growing a material in the trench to form the raised fin structure, wherein the trench is formed to ensure that any growth defect in the lower portion of the trench terminates either in the lower portion or the lateral portion of the trench and does not extend into the upper portion of the trench.Type: GrantFiled: June 20, 2014Date of Patent: July 12, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Yi Qi, Xunyuan Zhang, Catherine B. Labelle
-
Publication number: 20160104799Abstract: A dual-strained Si and SiGe FinFET device with dielectric isolation and a dual-strained nanowire device and methods of forming them are provided. Embodiments include a SiGe SRB formed on a silicon substrate, the SRB having a first region and a second region; a first and a second dielectric isolation layer formed on the first region and on the second region of the SiGe SRB, respectively; a tensile strained Si fin formed on the first dielectric isolation layer; a compressive strained SiGe fin formed on the second dielectric isolation layer; first source/drain regions formed at opposite sides of the tensile strained Si fin; second source/drain regions formed at opposite sides of the compressive strained SiGe fin; a first RMG formed between the first source/drain regions; and a second RMG formed between the second source/drain regions.Type: ApplicationFiled: October 10, 2014Publication date: April 14, 2016Inventors: Yi QI, Catherine B. LABELLE, Xiuyu CAI
-
Publication number: 20150372084Abstract: A method of fabricating raised fin structures is provided, the fabricating including: providing a substrate and at least one dielectric layer over the substrate; forming a trench in the at least one dielectric layer, the trench having a lower portion, a lateral portion, and an upper portion, the upper portion being at least partially laterally offset from the lower portion and being joined to the lower portion by the lateral portion; and, growing a material in the trench to form the raised fin structure, wherein the trench is formed to ensure that any growth defect in the lower portion of the trench terminates either in the lower portion or the lateral portion of the trench and does not extend into the upper portion of the trench.Type: ApplicationFiled: June 20, 2014Publication date: December 24, 2015Applicant: GLOBALFOUNDRIES Inc.Inventors: Yi QI, Xunyuan ZHANG, Catherine B. LABELLE
-
Patent number: 9184263Abstract: One method disclosed herein includes, among other things, forming sidewall spacers adjacent opposite sides of a sacrificial gate electrode of a sacrificial gate structure, forming a tensile-stressed layer of insulating material adjacent the sidewall spacers, removing the sacrificial gate structure to define a replacement gate cavity positioned between the sidewall spacers, forming a replacement gate structure in the replacement gate cavity, forming a tensile-stressed gate cap layer above the replacement gate structure and within the replacement gate cavity and, after forming the tensile-stressed gate cap layer, removing the tensile-stressed layer of insulating material.Type: GrantFiled: December 30, 2013Date of Patent: November 10, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: Xiuyu Cai, Ajey Poovannummoottil Jacob, Daniel T. Pham, Mark V. Raymond, Christopher M. Prindle, Catherine B. Labelle, Linus Jang, Robert Teagle