Patents by Inventor Chad Waldrop
Chad Waldrop has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240005980Abstract: A memory device includes a command interface configured to receive write commands from a host device. The memory device also includes an input buffer configured to buffer data from the host device. The memory device further includes a write shifter configured to receive a first write command of the write commands and to shift the first command through the write shifter. The write shifter is also configured to cause the input buffer to be disabled after a first threshold of clock cycles when the first write command has shifted through the write shifter. The write shifter is additionally configured to receive a second write command and prevent the input buffer from being re-enabled until the second write command has shifted through a second threshold of stages of the write shifter.Type: ApplicationFiled: June 29, 2022Publication date: January 4, 2024Inventors: William Chad Waldrop, David R. Brown, Guy S. Perry, IV
-
Publication number: 20220262413Abstract: Systems and methods described herein provide decision feedback equalizer (DFE) circuitry that includes one or more phases. The one or more phases receive bit feedback at respective inputs of the phases. The DFE circuitry also may include variable reset circuitry. The variable reset circuitry may reset voltages of the bit feedback at inputs of each of the phases. The variable reset circuitry is configured to change its reset frequency between resets.Type: ApplicationFiled: February 18, 2021Publication date: August 18, 2022Inventors: William Chad Waldrop, Gary L. Howe
-
Patent number: 11417374Abstract: Systems and methods described herein provide decision feedback equalizer (DFE) circuitry that includes one or more phases. The one or more phases receive bit feedback at respective inputs of the phases. The DFE circuitry also may include variable reset circuitry. The variable reset circuitry may reset voltages of the bit feedback at inputs of each of the phases. The variable reset circuitry is configured to change its reset frequency between resets.Type: GrantFiled: February 18, 2021Date of Patent: August 16, 2022Assignee: Micron Technology, Inc.Inventors: William Chad Waldrop, Gary L. Howe
-
Publication number: 20210319826Abstract: Systems and methods are provided that include an interamble data strobe (DQS) counter configured to count cycles between write operations. The interamble DQS counter includes a decision feedback equalizer (DFE) reset mask circuit configured to generate a DFE reset enable signal and a DFE reset timing generator configured to generate timing signals for the DFE reset. The systems and methods also include a DFE reset generator configured to receive the DFE reset enable signal and the timing signals from the interamble DQS counter, to use the DFE reset enable signal and the timing signals to generate DFE reset signals for a plurality of DQS phases; and to transmit the DFE reset signals to the plurality of DQS phases.Type: ApplicationFiled: April 9, 2020Publication date: October 14, 2021Inventors: William Chad Waldrop, Daniel B. Penney
-
Patent number: 11145353Abstract: Systems and methods are provided that include an interamble data strobe (DQS) counter configured to count cycles between write operations. The interamble DQS counter includes a decision feedback equalizer (DFE) reset mask circuit configured to generate a DFE reset enable signal and a DFE reset timing generator configured to generate timing signals for the DFE reset. The systems and methods also include a DFE reset generator configured to receive the DFE reset enable signal and the timing signals from the interamble DQS counter, to use the DFE reset enable signal and the timing signals to generate DFE reset signals for a plurality of DQS phases; and to transmit the DFE reset signals to the plurality of DQS phases.Type: GrantFiled: April 9, 2020Date of Patent: October 12, 2021Assignee: Micron Technology, Inc.Inventors: William Chad Waldrop, Daniel B. Penney
-
Patent number: 7898294Abstract: At least one of the disclosed systems includes driver logic that is capable of driving a device and pre-driver logic coupled to the driver logic and that drives the driver logic. If the pre-driver logic receives an input signal of a first type, the pre-driver logic activates a first transistor such that the pre-driver logic provides an output signal. If the pre-driver logic receives an input signal of a second type, the pre-driver logic activates a second transistor and a third transistor that together cause the pre-driver logic to provide a different output signal. If the third transistor is not activated, the pre-driver logic provides the output signal.Type: GrantFiled: March 9, 2010Date of Patent: March 1, 2011Assignee: Micron Technology, Inc.Inventors: William Chad Waldrop, Daniel Penney
-
Publication number: 20100156463Abstract: At least one of the disclosed systems includes driver logic that is capable of driving a device and pre-driver logic coupled to the driver logic and that drives the driver logic. If the pre-driver logic receives an input signal of a first type, the pre-driver logic activates a first transistor such that the pre-driver logic provides an output signal. If the pre-driver logic receives an input signal of a second type, the pre-driver logic activates a second transistor and a third transistor that together cause the pre-driver logic to provide a different output signal. If the third transistor is not activated, the pre-driver logic provides the output signal.Type: ApplicationFiled: March 9, 2010Publication date: June 24, 2010Inventors: William Chad Waldrop, Daniel Penney
-
Patent number: 7675324Abstract: At least one of the disclosed systems includes driver logic that is capable of driving a device and pre-driver logic coupled to the driver logic and that drives the driver logic. If the pre-driver logic receives an input signal of a first type, the pre-driver logic activates a first transistor such that the pre-driver logic provides an output signal. If the pre-driver logic receives an input signal of a second type, the pre-driver logic activates a second transistor and a third transistor that together cause the pre-driver logic to provide a different output signal. If the third transistor is not activated, the pre-driver logic provides the output signal.Type: GrantFiled: December 13, 2007Date of Patent: March 9, 2010Assignee: Micron Technology, Inc.Inventors: William Chad Waldrop, Daniel Penney
-
Publication number: 20090153191Abstract: At least one of the disclosed systems includes driver logic that is capable of driving a device and pre-driver logic coupled to the driver logic and that drives the driver logic. If the pre-driver logic receives an input signal of a first type, the pre-driver logic activates a first transistor such that the pre-driver logic provides an output signal. If the pre-driver logic receives an input signal of a second type, the pre-driver logic activates a second transistor and a third transistor that together cause the pre-driver logic to provide a different output signal. If the third transistor is not activated, the pre-driver logic provides the output signal.Type: ApplicationFiled: December 13, 2007Publication date: June 18, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: WILLIAM CHAD WALDROP, DANIEL PENNEY
-
Patent number: 7272054Abstract: A method and circuitry for alleviating the adverse effect of variable read decode propagation delays and variable output circuitry propagation delays on the read latency, and specifically for generating output enable signals at an appropriate time in light of such variable delays, is disclosed. In one embodiment, a first time domain as specified by an internal clock is delayed by the propagation delay of the read decoder block plus the propagation delay of the output circuitry via a model to create a second time domain which lags the first time domain. Processing in the second time domain associates the internal read command with a particular external clock cycle, and accounts for the specified read latency of the device. The output of such second time domain processing is a signal indicative of which external cycle should be used to enable the outputs. This signal is then converted back into the first timing domain by latches which lead the second timing domain.Type: GrantFiled: July 8, 2005Date of Patent: September 18, 2007Assignee: Micron Technology, Inc.Inventor: Chad Waldrop