Patents by Inventor Chaim Amir
Chaim Amir has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6536022Abstract: An automated method of analyzing crosstalk in a digital logic integrated circuit, the method operating on a digital computer, is described. The method uses available software to make an extracted, parameterized netlist from a layout of the integrated circuit. For at least one potential victim wire of the plurality of wires, determining a subset of the wires of the chip are found to be potential aggressor wires that may couple to the victim wire. The aggressor wires are combined into a common aggressor. A risetime of the common aggressor is calculated and used to calculate the magnitude of coupled noise on the victim wire induced by the aggressor wires. An alarm threshold for each potential victim wire is determined based upon the type of logic gate that receives the victim wire.Type: GrantFiled: February 25, 2000Date of Patent: March 18, 2003Assignee: Sun Microsystems, Inc.Inventors: Kathirgamar Aingaran, Edgardo F. Klass, Chaim Amir, Chin-Man Kim
-
Patent number: 6463574Abstract: A method of inserting repeaters into a complex integrated circuit includes the step of selecting, based upon signal transition data, a maximum wire length to be positioned between two repeaters in a complex integrated circuit. The maximum wire length is then correlated with a signal transition-based ratio coefficient defining the relation between a signal transition time and a Resistive-Capacitive delay. A signal transition-based Resistive-Capacitive delay is then defined based upon the signal transition-based ratio coefficient. A repeater distribution is then mapped within the complex integrated circuit based upon the signal transition-based Resistive-Capacitive delay.Type: GrantFiled: June 10, 1999Date of Patent: October 8, 2002Assignee: Sun Microsystems, Inc.Inventors: Julian Culetu, Chaim Amir
-
Patent number: 6265923Abstract: A dynamic flip-flop circuit that operates in a pre-charge phase and an evaluation phase allows for implementation of multiple-input logic functions without sacrificing performance by using a single evaluation path to generate its output signals. In one embodiment, the dynamic flip-flop circuit includes input logic that receives a clock signal and one or more data input signals. The clock signal defines the pre-charge phase and the evaluation phase of the flip-flop circuit. The input logic has an output terminal connected to a first output buffer circuit, which in turn drives the flip-flop circuit's Q output signal. The output terminal of the input logic is combined with the clock signal in a logic gate having an output terminal connected to a second output buffer circuit, which in turn drives the flip-flop circuit's complementary output signal {overscore (Q)}.Type: GrantFiled: April 2, 2000Date of Patent: July 24, 2001Assignee: Sun Microsystems, Inc.Inventors: Chaim Amir, Gin S. Yee
-
Patent number: 6239619Abstract: An apparatus for dynamic termination logic of bi-directional data buses and methods of operating the same result in bi-directional data buses with improved data transfer performance. The bi-directional data bus for wire-or data transfers comprises a first end-driver coupled to a first end of the data bus configured to drive the first end of the data bus with a first signal. The second end-driver coupled to the second end of the data bus is configured to dynamically terminate the first signal from the first end-driver.Type: GrantFiled: December 11, 1996Date of Patent: May 29, 2001Assignees: Sun Microsystems, Inc., LSI Logic CorporationInventors: Leo Yuan, Chaim Amir, Derek Shuntao Tsai, Drew George Doblar, Jonathan Eric Starr, Trung Thanh Nguyen
-
Patent number: 6222404Abstract: A shut-off circuit included in a dynamic flip-flop isolates output terminals of the dynamic flip-flop from circuitry within the flip-flop that could introduce noise on either output terminal during a portion of the evaluation phase. Since the output terminals are isolated from the input terminals during this portion of the evaluation phase, spurious input signals have no affect on the output signal levels. Similarly, charge within the dynamic flip-flop that is not completely dissipated in the transition from a precharge phase to the evaluation phase has no affect on the output signal levels during this portion of the evaluation phase.Type: GrantFiled: June 28, 1999Date of Patent: April 24, 2001Assignee: Sun Microsystems, Inc.Inventors: Anup S. Mehta, Chaim Amir, Edgardo F. Klass, Ashutosh K. Das
-
Patent number: 6188259Abstract: An electronic system is described for a flip-flop circuit having a data input stage with a clock input and a data input, coupled to an output stage which generates at least one data output, a reset circuit coupled to said data output stage for resetting the logic state of the data outputs to a predetermined desired condition, and a shutoff circuit coupled to said data input stage blocking data input from being acted on by said data input stage. An alternate embodiment includes a data processing circuit with a feedback mechanism coupled with the reset circuit of the flip-flop which informs the flip-flop that data is no longer required.Type: GrantFiled: November 3, 1999Date of Patent: February 13, 2001Assignee: Sun Microsystems, Inc.Inventors: Chaim Amir, Heip P. Ngo
-
Patent number: 6121807Abstract: A single phase edge-triggered dual-rail dynamic flip-flop circuit for use with dynamic logic gates includes an input stage, precharge stage and buffer. The input stage is coupled to receive a data-input signal and a clock signal. During the precharge phase, the input stage provides an output signal that is the complement of the data input signal. When the data input signal is provided by a dynamic logic gate, the input stage output signal is precharged to a logic high level. During the evaluation phase, the input stage generates an output signal that either remains at a logic high level or else transitions from high-to-low. The precharge stage receives the output signal from the input stage and the clock signal. During the precharge phase, the precharge stage generates a logic high level output signal independently of the signal received from the input stage.Type: GrantFiled: May 24, 1999Date of Patent: September 19, 2000Assignee: Sun Microsystems, Inc.Inventors: Edgardo F. Klass, Chaim Amir
-
Patent number: 6018254Abstract: A non-blocking multiple-phase clocking system for use with domino-type dynamic logic provides clock phases with overlapping evaluation phases to a circuit including a several cascaded dynamic logic gates. The circuit also includes a first flip-flop that is coupled to provide input signal(s) to the first dynamic logic gate of the cascade and a second flip-flop that is coupled to receive output signal(s) from the last dynamic logic gate of the cascade. The clocking system provides a first clock phase to the first dynamic logic gate, a second clock phase to the second dynamic logic gate and so on. A timing analysis is performed of each logic path in the circuit to determine the arrival time of each critical input signals to each dynamic logic gate. The delay between adjacent clock phase is then predetermined so that each dynamic logic gate enters its evaluation phase before the critical input signal(s) to the particular dynamic logic gate arrives.Type: GrantFiled: June 30, 1997Date of Patent: January 25, 2000Assignee: Sun Microsystems, Inc.Inventors: Alan C. Rogers, Edgardo F. Klass, Chaim Amir, Jason M. Hart
-
Patent number: 5983013Abstract: A method for generating non-blocking multiple-phase clocking system for use with domino-type dynamic logic includes receiving a primary clock signal and generating several delayed phases of the received primary clock signal. The number of clock phases equals the number of dynamic logic gates in the circuit. The method provides a first clock phase to the first dynamic logic gate of the circuit, a second clock phase to the second dynamic logic gate and so on. A timing analysis is performed of each logic path in the circuit to determine the arrival time of each critical input signals to each dynamic logic gate. The delay between adjacent clock phase is then predetermined so that each dynamic logic gate enters its evaluation phase before the critical input signal(s) to the particular dynamic logic gate arrives. This adjustment of the clock phases maximizes the logic evaluation speed of the dynamic logic circuit.Type: GrantFiled: June 30, 1997Date of Patent: November 9, 1999Assignee: Sun Microsystems, Inc.Inventors: Alan C. Rogers, Edgardo F. Klass, Chaim Amir, Jason M. Hart
-
Patent number: 5920218Abstract: A single phase edge-triggered dual-rail dynamic flip-flop circuit for use with dynamic logic gates includes an input stage, precharge stage and buffer. The input stage is coupled to receive a data-input signal and a clock signal. During the precharge phase, the input stage provides an output signal that is the complement of the data input signal. When the data input signal is provided by a dynamic logic gate, the input stage output signal is precharged to a logic high level. During the evaluation phase, the input stage generates an output signal that either remains at a logic high level or else transitions from high-to-low. The precharge stage receives the output signal from the input stage and the clock signal. During the precharge phase, the precharge stage generates a logic high level output signal independently of the signal received from the input stage.Type: GrantFiled: September 19, 1996Date of Patent: July 6, 1999Assignee: Sun Microsystems, IncInventors: Edgardo F. Klass, Chaim Amir
-
Patent number: 5889417Abstract: A dynamic logic signal repeater includes a complementary dynamic logic circuit with an input node to receive an input signal and an output node storing a precharge signal. The complementary dynamic logic circuit configuration, transistor sizing, and the use of a precharge driver results in a signal transition trip point for the precharge signal on the output node that is substantially equivalent to the signal transition trip point of a static logic circuit. Thus, the dynamic logic signal repeater has improved noise immunity. An evaluation locking transistor is connected to the complementary dynamic logic circuit and the output node. The evaluation locking transistor prevents the charging of the output node during a dynamic logic evaluation period.Type: GrantFiled: May 24, 1996Date of Patent: March 30, 1999Assignee: Sun Microsystems, Inc.Inventors: Edgardo F. Klass, Chaim Amir, David W. Poole, Alan C. Rogers
-
Patent number: 5825224Abstract: A dynamic flip-flop includes a first input latch coupled to receive a data input signal and a second input latch coupled to receive the complement of the data put signal. The first and second input latches have first and second shutoff circuits, respectively. During a precharge phase, the first and second input latches each provide an output signal of a first logic level. During an evaluation phase, the first and second input latches sample the data input signal and complemented data input signal, respectively. In response to the samples of true and the complement of the data input signal, one input latch's output signal will transition to a second logic level, while the other input latch's output signal will remain at the first logic level. A first output latch and a second output latch are coupled to receive the output signals of the first and second input latches, respectively. The first and second output latches are inverting.Type: GrantFiled: July 29, 1996Date of Patent: October 20, 1998Assignee: Sun Microsystems, Inc.Inventors: Edgardo F. Klass, David W. Poole, Chaim Amir, Raymond A. Heald