Abstract: A first portion of incoming light and a second portion of incoming light travel in opposite directions within a first optical waveguide. A ring resonator in-couples the first portion of incoming light and the second portion of incoming light from the first optical waveguide, such that the first portion of incoming light and the second portion of incoming light travel in opposite directions within the ring resonator. A second optical waveguide is disposed to in-couple the first portion of incoming light and the second portion of incoming light couple from the ring resonator, such that the first portion of incoming light and the second portion of incoming light travel in opposite directions within the second optical waveguide away from the ring resonator. One or more photodetector(s) are optically connected to receive the first portion of incoming light and the second portion of incoming light from the second optical waveguide.

Abstract: A first portion of incoming light and a second portion of incoming light travel in opposite directions within a first optical waveguide. A ring resonator in-couples the first portion of incoming light and the second portion of incoming light from the first optical waveguide, such that the first portion of incoming light and the second portion of incoming light travel in opposite directions within the ring resonator. A second optical waveguide is disposed to in-couple the first portion of incoming light and the second portion of incoming light couple from the ring resonator, such that the first portion of incoming light and the second portion of incoming light travel in opposite directions within the second optical waveguide away from the ring resonator. One or more photodetector(s) are optically connected to receive the first portion of incoming light and the second portion of incoming light from the second optical waveguide.

Abstract: A first portion of incoming light and a second portion of incoming light travel in opposite directions within a first optical waveguide. A ring resonator in-couples the first portion of incoming light and the second portion of incoming light from the first optical waveguide, such that the first portion of incoming light and the second portion of incoming light travel in opposite directions within the ring resonator. A second optical waveguide is disposed to in-couple the first portion of incoming light and the second portion of incoming light couple from the ring resonator, such that the first portion of incoming light and the second portion of incoming light travel in opposite directions within the second optical waveguide away from the ring resonator. One or more photodetector(s) are optically connected to receive the first portion of incoming light and the second portion of incoming light from the second optical waveguide.

Abstract: This disclosure relates generally to computerized systems and methods of producing a physical representation of an in silico Integrated Circuit (IC) having an in silico Multi-Mode Redundant (MMR) pipeline circuit. An IC layout of the in silico IC is initially generated with the electronic design automation (EDA) program. Multi-Mode Redundant Self-Correcting Sequential State Element (MMRSCSSE) layouts are then rendered immotile while initial redundant Combinational Logic Circuit (CLC) layouts are removed from the IC layout after the MMRSCSSE layouts have been rendered immotile. By first placing the MMRSCSSE layouts and then rendering them immotile, the remaining logic can be placed again and optimized without compromising critical node spacing. As such, the described method provides for a more efficient way to create the IC layout of the in silico IC while maintaining critical node spacing.

Abstract: This disclosure relates generally to computerized systems and methods of producing a physical representation of an in silico Integrated Circuit (IC) having an in silico Multi-Mode Redundant (MMR) pipeline circuit. An IC layout of the in silico IC is initially generated with the electronic design automation (EDA) program. Multi-Mode Redundant Self-Correcting Sequential State Element (MMRSCSSE) layouts are then rendered immotile while initial redundant Combinational Logic Circuit (CLC) layouts are removed from the IC layout after the MMRSCSSE layouts have been rendered immotile. By first placing the MMRSCSSE layouts and then rendering them immotile, the remaining logic can be placed again and optimized without compromising critical node spacing. As such, the described method provides for a more efficient way to create the IC layout of the in silico IC while maintaining critical node spacing.

Abstract: This disclosure relates generally to sequential state elements (SSEs). More specifically, embodiments of flip-flops are disclosed, along with computerized methods and systems of designing the same. In one embodiment, the flip-flop includes a substrate and subcircuits that are formed on the substrate. The subcircuits provide subfunctions, wherein each of the subcircuits provides at least one of the subfunctions. More specifically, the subfunctions are provided in a sequential logical order by the subcircuits so that the flip-flop provides a flip-flop function. However, the subcircuits are interleaved out of the sequential logical order with respect to a corresponding subfunction provided by each of the subcircuits along a vector defined by the substrate. In this manner, interleaving the subcircuits along the vector of the substrate can provide separation between charge collection nodes without requiring increases in size. Thus, the flip-flop can be more compact and less expensive to manufacture.

Abstract: This disclosure relates generally to sequential state elements (SSEs). More specifically, embodiments of flip-flops are disclosed, along with computerized methods and systems of designing the same. In one embodiment, the flip-flop includes a substrate and subcircuits that are formed on the substrate. The subcircuits provide subfunctions, wherein each of the subcircuits provides at least one of the subfunctions. More specifically, the subfunctions are provided in a sequential logical order by the subcircuits so that the flip-flop provides a flip-flop function. However, the subcircuits are interleaved out of the sequential logical order with respect to a corresponding subfunction provided by each of the subcircuits along a vector defined by the substrate. In this manner, interleaving the subcircuits along the vector of the substrate can provide separation between charge collection nodes without requiring increases in size. Thus, the flip-flop can be more compact and less expensive to manufacture.