Patents by Inventor Chang-Chih Huang
Chang-Chih Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240057346Abstract: Device structures and methods for forming the same are provided. A device structure according to the present disclosure includes a first electrode and a second electrode disposed over an etch stop layer (ESL), a first dielectric layer disposed between the first electrode and the second electrode, a phase-change material layer disposed over the first electrode, the first dielectric layer and the second electrode, an insulator layer disposed over the phase-change material layer, a metal feature disposed over the insulator layer, and a second dielectric layer disposed over the insulator layer, the first electrode, the second electrode, and the metal feature.Type: ApplicationFiled: January 6, 2023Publication date: February 15, 2024Inventors: Fu-Ting Sung, Tsung-Hsueh Yang, Chang-Ming Wu, Chang-Chih Huang, Yu-Wen Wang, Kuo-Chyuan Tzeng
-
Publication number: 20240008373Abstract: In various embodiments, an improved structure for a PCM device is provided. The improved structure is configured to help prevent heat dissipation. In one example, the PCM device is an PCM RF Switch, which has a substrate, a heater, a dielectric/insulator layer, oxidation layers, electrodes, a PCM region, and/or any other components. The oxidation layers are configured to help prevent heat dissipation from the heater.Type: ApplicationFiled: June 29, 2022Publication date: January 4, 2024Inventors: Chang-Chih Huang, Han-Yu Chen, Yu-Sheng Chen, Kuo-Chyuan Tzeng
-
Publication number: 20230397511Abstract: A dielectric isolation layer having a top surface may be formed over a substrate. A heater line, a phase change material (PCM) line, and an in-process conductive barrier plate may be formed over the dielectric isolation layer. An electrode material layer may be formed over the in-process conductive barrier plate. The electrode material layer and the in-process conductive barrier plate may be patterned such that patterned portions of the in-process conductive barrier plate include a first conductive barrier plate contacting a first area of a top surface of the PCM line, and a second conductive barrier plate contacting a second area of the top surface of the PCM line, and patterned portions of the electrode material layer include a first electrode contacting the first conductive barrier plate and a second electrode contacting the second conductive barrier plate.Type: ApplicationFiled: June 1, 2022Publication date: December 7, 2023Inventors: Harry-Hak-Lay Chuang, Chia Wen Liang, Chang-Chih Huang, Han-Yu Chen, Kuo-Chyuan Tzeng, Tsung-Hao Yeh
-
Publication number: 20230389449Abstract: A dielectric isolation layer having a planar top surface is formed over a substrate. A first electrode and a second electrode are formed over the planar top surface. An insulating matrix layer is formed around the first electrode and the second electrode. A phase change material (PCM) line is formed over the insulating matrix layer. A first end portion of the PCM line contacts a top surface of the first electrode and a second end portion of the PCM line contacts a top surface of the second electrode. A dielectric encapsulation layer is formed on sidewalls of the PCM line and over the PCM line and over a top surface of the insulating matrix layer. A heater line is formed prior to, or after, formation of the PCM line. The heater line underlies the PCM line or overlies the PCM line. A PCM switch device may be provided.Type: ApplicationFiled: May 27, 2022Publication date: November 30, 2023Inventors: Tsung-Hsueh Yang, Chang-Chih Huang, Fu-Ting Sung, Kuo-Chyuan Tzeng
-
Publication number: 20230326522Abstract: Various embodiments of the present application are directed towards an integrated chip including a first conductive interconnect structure overlying a substrate. A first memory stack is disposed on the first conductive interconnect structure. A second conductive interconnect structure overlies the first memory stack. The second conductive interconnect structure is spaced laterally between opposing sidewalls of the first conductive interconnect structure. A third conductive interconnect structure is disposed on the first conductive interconnect structure. A top surface of the third conductive interconnect structure is vertically above the second conductive interconnect structure.Type: ApplicationFiled: June 9, 2023Publication date: October 12, 2023Inventors: Chang-Chih Huang, Jui-Yu Pan, Kuo-Chyuan Tzeng
-
Publication number: 20230263079Abstract: An embodiment phase-change memory device includes a first electrode formed over an interconnect layer, a phase-change memory element formed over the first electrode, a second electrode formed over the phase-change memory element, and an oxygen-free spacer layer formed over sidewalls of the phase-change memory element. The phase-change memory element may include a germanium-antimony-tellurium alloy or an aluminum-antimony alloy. The phase-change memory device may include a carbon layer, configured as a heater element, formed between the first electrode and the phase-change memory element. The oxygen-free spacer layer may include SiN, SiC, or SiCN and may further include chlorine, fluorine, argon, chlorine and argon, fluorine and argon, or a mixture of chlorine, fluorine, and argon. The oxygen-free spacer layer may further include a composition that varies with position within the oxygen-free spacer layer.Type: ApplicationFiled: February 17, 2022Publication date: August 17, 2023Inventors: Tsung-Hsueh Yang, Chang-Chih Huang, Fu-Ting Sung
-
Patent number: 11715519Abstract: Various embodiments of the present application are directed towards a method for forming an integrated chip. The method includes forming a dielectric structure over a substrate. A first conductive wire is formed along the dielectric structure. The first conductive wire extends laterally along a first direction. A memory stack is formed on a top surface of the first conductive wire. A second conductive wire is formed over the memory stack. The second conductive wire extends laterally along a second direction orthogonal to the first direction. An upper conductive via is formed on the top surface of the first conductive wire. An upper surface of the upper conductive via is above the second conductive wire.Type: GrantFiled: December 20, 2021Date of Patent: August 1, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chang-Chih Huang, Jui-Yu Pan, Kuo-Chyuan Tzeng
-
Publication number: 20230100433Abstract: Some embodiments relate to a memory device. The memory device includes a first electrode overlying a substrate. A data storage layer is disposed on the first electrode. A second electrode overlies the data storage layer. A buffer layer is disposed between the data storage layer and the second electrode.Type: ApplicationFiled: December 7, 2022Publication date: March 30, 2023Inventors: Chung-Chiang Min, Chang-Chih Huang, Yuan-Tai Tseng, Kuo-Chyuan Tzeng, Yihuei Zhu
-
Publication number: 20230043884Abstract: Various embodiments of the present disclosure are directed towards methods for forming conductive lines and conductive sockets using mandrels with turns, as well as the resulting conductive lines and sockets. A conductive socket of the present disclosure may have a top layout with at least one turn and with a width that is substantially the same as that of conductive lines along the at least one turn. Such a top layout may reduce loading during formation of the conductive socket. Conductive lines of the present disclosure may comprise outer conductive lines and inner conductive lines having ends laterally offset from ends of the outer conductive lines along lengths of the conductive lines. Formation of the inner and outer conductive lines using a mandrel with a turn may enlarge a process window while cutting ends of a sidewall spacer structure from which the inner and outer conductive lines are formed.Type: ApplicationFiled: February 2, 2022Publication date: February 9, 2023Inventors: Harry-Hak-Lay Chuang, Kuo-Chyuan Tzeng, Wan-Chen Chen, Chang-Chih Huang
-
Patent number: 11532785Abstract: Some embodiments relate to a memory device. The memory device includes a first electrode overlying a substrate. A data storage layer overlies the first electrode. A second electrode overlies the data storage layer. A conductive bridge is selectively formable within the data storage layer to couple the first electrode to the second electrode. An active metal layer is disposed between the data storage layer and the second electrode. A buffer layer is disposed between the active metal layer and the second electrode. The buffer layer has a lower reactivity to oxygen than the active metal layer.Type: GrantFiled: October 20, 2020Date of Patent: December 20, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Chiang Min, Chang-Chih Huang, Yuan-Tai Tseng, Kuo-Chyuan Tzeng, Yihuei Zhu
-
Publication number: 20220336530Abstract: A device includes a first plurality of conductive strips have lengthwise directions in a first direction, a selector array overlapping the first plurality of conductive strips, an electrode array overlapping the selector array, a plurality of memory strips over the electrode array, and a second plurality of conductive strips overlapping the plurality of memory strips. The plurality of memory strips and the second plurality of conductive strips have lengthwise directions in a second direction perpendicular to the first direction.Type: ApplicationFiled: June 30, 2022Publication date: October 20, 2022Inventors: Yi-Tzu Lin, Kuo-Chyuan Tzeng, Kao-Chao Lin, Chang-Chih Huang
-
Publication number: 20220293854Abstract: A phase change memory device includes a first electrode, a second electrode, a phase change region, a first spacer and a second spacer. The second electrode is disposed over the first electrode. The phase change region is disposed between the first and second electrodes. The first spacer laterally covers the phase change region. The second spacer laterally covers the first spacer, and has a thermal conductivity smaller than that of the first spacer.Type: ApplicationFiled: March 11, 2021Publication date: September 15, 2022Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yuan-Tai TSENG, Chang-Chih HUANG, Kuo-Chyuan TZENG
-
Patent number: 11404480Abstract: A device includes a first plurality of conductive strips have lengthwise directions in a first direction, a selector array overlapping the first plurality of conductive strips, an electrode array overlapping the selector array, a plurality of memory strips over the electrode array, and a second plurality of conductive strips overlapping the plurality of memory strips. The plurality of memory strips and the second plurality of conductive strips have lengthwise directions in a second direction perpendicular to the first direction.Type: GrantFiled: December 26, 2019Date of Patent: August 2, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Tzu Lin, Kuo-Chyuan Tzeng, Kao-Chao Lin, Chang-Chih Huang
-
Publication number: 20220123207Abstract: Some embodiments relate to a memory device. The memory device includes a first electrode overlying a substrate. A data storage layer overlies the first electrode. A second electrode overlies the data storage layer. A conductive bridge is selectively formable within the data storage layer to couple the first electrode to the second electrode. An active metal layer is disposed between the data storage layer and the second electrode. A buffer layer is disposed between the active metal layer and the second electrode. The buffer layer has a lower reactivity to oxygen than the active metal layer.Type: ApplicationFiled: October 20, 2020Publication date: April 21, 2022Inventors: Chung-Chiang Min, Chang-Chih Huang, Yuan-Tai Tseng, Kuo-Chyuan Tzeng, Yihuei Zhu
-
Publication number: 20220115066Abstract: Various embodiments of the present application are directed towards a method for forming an integrated chip. The method includes forming a dielectric structure over a substrate. A first conductive wire is formed along the dielectric structure. The first conductive wire extends laterally along a first direction. A memory stack is formed on a top surface of the first conductive wire. A second conductive wire is formed over the memory stack. The second conductive wire extends laterally along a second direction orthogonal to the first direction. An upper conductive via is formed on the top surface of the first conductive wire. An upper surface of the upper conductive via is above the second conductive wire.Type: ApplicationFiled: December 20, 2021Publication date: April 14, 2022Inventors: Chang-Chih Huang, Jui-Yu Pan, Kuo-Chyuan Tzeng
-
Patent number: 11211120Abstract: Various embodiments of the present application are directed towards an integrated chip. The integrated chip includes an array overlying a substrate and including multiple memory stacks in a plurality of rows and a plurality of columns. Each of the memory stacks includes a data storage structure having a variable resistance. A plurality of word lines are disposed beneath the array and extend along corresponding rows of the array. The word lines are electrically coupled with memory stacks of the array in the corresponding rows. A plurality of upper conductive vias extend from above the array of memory stacks to contact top surfaces of corresponding word lines.Type: GrantFiled: March 17, 2020Date of Patent: December 28, 2021Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chang-Chih Huang, Jui-Yu Pan, Kuo-Chyuan Tzeng
-
Publication number: 20210295912Abstract: Various embodiments of the present application are directed towards an integrated chip. The integrated chip includes an array overlying a substrate and including multiple memory stacks in a plurality of rows and a plurality of columns. Each of the memory stacks includes a data storage structure having a variable resistance. A plurality of word lines are disposed beneath the array and extend along corresponding rows of the array. The word lines are electrically coupled with memory stacks of the array in the corresponding rows. A plurality of upper conductive vias extend from above the array of memory stacks to contact top surfaces of corresponding word lines.Type: ApplicationFiled: March 17, 2020Publication date: September 23, 2021Inventors: Chang-Chih Huang, Jui-Yu Pan, Kuo-Chyuan Tzeng
-
Publication number: 20210202579Abstract: A device includes a first plurality of conductive strips have lengthwise directions in a first direction, a selector array overlapping the first plurality of conductive strips, an electrode array overlapping the selector array, a plurality of memory strips over the electrode array, and a second plurality of conductive strips overlapping the plurality of memory strips. The plurality of memory strips and the second plurality of conductive strips have lengthwise directions in a second direction perpendicular to the first direction.Type: ApplicationFiled: December 26, 2019Publication date: July 1, 2021Inventors: Yi-Tzu Lin, Kuo-Chyuan Tzeng, Kao-Chao Lin, Chang-Chih Huang
-
Patent number: 10914980Abstract: A quantum-dot color filter substrate and a quantum-dot liquid crystal display panel are disclosed in the present disclosure. The quantum-dot color filter substrate includes a glass substrate and a quantum-dot light conversion layer formed on the glass substrate and including a plurality of quantum-dot parts arrayed in sequence, wherein the quantum-dot parts include a red quantum-dot part, a green quantum-dot part and a blue quantum-dot part, and the red quantum-dot part and the green quantum-dot part contain infrared quantum-dot materials. In this way, the purity of lights emitted by a color filter can be improved, and displays can be made light and thin.Type: GrantFiled: December 3, 2018Date of Patent: February 9, 2021Assignee: WUHAN CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.Inventors: Chang-Chih Huang, Chaoqun Yang
-
Patent number: 10527888Abstract: A liquid crystal display panel and a liquid crystal display device are disclosed. The liquid crystal display panel includes a color film substrate, an array substrate disposed to face the color film substrate, and a blue backlight disposed on a side of the array substrate away from the color film substrate. The color film substrate includes a base substrate, red quantum dot blocks, green quantum dot blocks and blue light blocks disposed on the substrate. The color film substrate further includes a yellow light layer disposed between the red quantum dot blocks and the base substrate, and also between the green quantum dot blocks and the base substrate. The yellow light layer in the liquid crystal display panel of the present disclosure may block blue light, thereby improving the color gamut value.Type: GrantFiled: September 12, 2018Date of Patent: January 7, 2020Assignee: Wuhan China Star Optoeelectronics Technology Co., Ltd.Inventors: Chang-chih Huang, Chaoqun Yang