Patents by Inventor Changyong Xiao
Changyong Xiao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11938274Abstract: The present disclosure relates to a ventilation valve configured to be mounted to a liquid reservoir of an electronic atomizing device. The ventilation valve includes: a valve sleeve connected to the liquid reservoir and provided with a through hole, the through hole in communication with a storage cavity of the liquid reservoir; and a valve element having air permeability and including an oleophobic material layer adjacent to the storage cavity, and a semi-permeable membrane connected to an end of the oleophobic material layer away from the storage cavity, the oleophobic material layer filling at least a part of the through hole.Type: GrantFiled: July 15, 2020Date of Patent: March 26, 2024Assignee: SHENZHEN SMOORE TECHNOLOGY LIMITEDInventors: Changyong Yi, Zhenlong Jiang, Congwen Xiao, Xiaoping Li, Lingrong Xiao
-
Patent number: 11610980Abstract: A method for processing a forksheet device includes providing a substrate and forming a trench in the substrate, extending along a first direction, in the substrate. The formation of the trench includes forming a grating structure on the substrate that includes a pair of maskings, arranged at a distance from each other, and etching the trench into the substrate in a region between the pair of maskings. The method also includes filling the trench with a filling material and partially recessing the substrate to form a fin structure. This fin structure includes the filled trench, a first section of the substrate at a first side of the filled trench and a second section of the substrate at a second side of the filled trench, and forming a gate structure on and around the fin structure. The method additionally includes forming a gate structure on and around the fin structure.Type: GrantFiled: March 23, 2021Date of Patent: March 21, 2023Assignee: IMEC VZWInventors: Boon Teik Chan, Changyong Xiao, Jie Chen
-
Publication number: 20220130679Abstract: A method for forming a semiconductor structure in provided. The method includes providing a substrate, forming a gate electrode layer on the substrate, and performing a defluorination treatment on the gate electrode layer. The method also includes, after performing the defluorination treatment, forming a barrier layer on a portion of a surface of the gate electrode layer. The barrier layer is made of a material including titanium element.Type: ApplicationFiled: October 25, 2021Publication date: April 28, 2022Inventors: Hua WANG, Changyong XIAO, Yihui LIN, Qin ZHANG, Yi LU, Xiang HU, Xiaona ZHU, Ying JIANG
-
Publication number: 20210305412Abstract: A method for processing a FinFET device, such as a Forksheet device, comprises providing a substrate, and forming a trench in the substrate. The trench extends along a first direction. The method further comprises filling the trench with a filling material, and partially recessing the substrate to form a fin structure. The fin structure comprises the filled trench, a first section of the substrate at a first side of the filled trench and a second section of the substrate at a second side of the filled trench, and forming a gate structure on and around the fin structure.Type: ApplicationFiled: March 23, 2021Publication date: September 30, 2021Inventors: Boon Teik Chan, Changyong Xiao, Jie Chen
-
Patent number: 10847425Abstract: A method for fabricating a semiconductor device includes forming a plurality of gate structures, a source/drain doped layer, a barrier layer, and a dielectric layer on a base substrate. The barrier layer covers the entire top surfaces of the plurality of gate structures. The dielectric layer covers the source/drain doped layer, the barrier layer, and the gate structures. The method further includes forming a plurality of first vias in the dielectric layer on both sides of each gate structure above the source/drain doped layer; forming a plurality of second vias on the gate structures to expose the barrier layer; performing a pre-amorphizing implantation process on the surface of the source/drain doped layer at the bottom of the first vias; removing the barrier layer at the bottom of the second vias; and forming a metal silicide layer on the surface of the source/drain doped layer through a metal silicidation process.Type: GrantFiled: July 15, 2019Date of Patent: November 24, 2020Assignees: Semiconductor Manufacturing International (Beijing) Corporation, Semiconductor Manufacturing International (Shanghai) CorporationInventors: Yi Lu, Changyong Xiao, Yihui Lin, Qin Zhang, Hua Wang, Xiang Hu, Xiaona Zhu, Ying Jiang
-
Publication number: 20200020590Abstract: A method for fabricating a semiconductor device includes forming a plurality of gate structures, a source/drain doped layer, a barrier layer, and a dielectric layer on a base substrate. The barrier layer covers the entire top surfaces of the plurality of gate structures. The dielectric layer covers the source/drain doped layer, the barrier layer, and the gate structures. The method further includes forming a plurality of first vias in the dielectric layer on both sides of each gate structure above the source/drain doped layer; forming a plurality of second vias on the gate structures to expose the barrier layer; performing a pre-amorphizing implantation process on the surface of the source/drain doped layer at the bottom of the first vias; removing the barrier layer at the bottom of the second vias; and forming a metal silicide layer on the surface of the source/drain doped layer through a metal silicidation process.Type: ApplicationFiled: July 15, 2019Publication date: January 16, 2020Inventors: Yi LU, Changyong XIAO, Yihui LIN, Qin ZHANG, Hua WANG, Xiang HU, Xiaona ZHU, Ying JIANG
-
Patent number: 10032910Abstract: Fin field-effect transistor (FinFET) devices and methods of forming the same are provided herein. In an embodiment, a FinFET device includes a semiconductor substrate having a plurality of fins disposed in parallel relationship. A first insulator layer overlies the semiconductor substrate, with the fins extending through and protruding beyond the first insulator layer to provide exposed fin portions. A gate electrode structure overlies the exposed fin portions and is electrically insulated from the fins by a gate insulating layer. Epitaxially-grown source regions and drain regions are disposed adjacent to the gate electrode structure. The epitaxially-grown source regions and drain regions have an asymmetric profile along a lateral direction perpendicular to a length of the fins.Type: GrantFiled: April 24, 2015Date of Patent: July 24, 2018Assignee: GLOBALFOUNDRIES, INC.Inventors: Xusheng Wu, Changyong Xiao, Min-hwa Chi
-
Publication number: 20180158821Abstract: The present disclosure relates to semiconductor structures and, more particularly, to gate structures with low resistance and methods of manufacture. The structure includes: an nFET device formed in a first cavity having a first volume which is filled with conductive material; and a pFET device forming in a second cavity having a second volume greater than the first volume. The second volume being filled with the conductive material.Type: ApplicationFiled: December 6, 2016Publication date: June 7, 2018Inventors: Changyong XIAO, Xusheng WU, Min-hwa CHI, Jie CHEN
-
Patent number: 9793358Abstract: A non-planar semiconductor structure includes raised semiconductor structures, e.g., fins, having epitaxial structures grown on top surfaces thereof, for example, epitaxial silicon naturally growing into a diamond shape. The surface area of the epitaxial structure may be increased by removing portion(s) thereof. The removal may create a multi-head (e.g., dual-head) epitaxial structure, together with the neck of the raised structure resembling a Y-shape. Raised structures that are not intended to include an epitaxial structure will be masked during epitaxial structure creation and modification. In addition, in order to have a uniform height, the filler material surrounding the raised structures is recessed around those to receive epitaxial structures.Type: GrantFiled: May 1, 2014Date of Patent: October 17, 2017Assignee: GLOBALFOUNDRIES INC.Inventors: Xusheng Wu, Xiang Hu, Changyong Xiao, Wanxun He
-
Patent number: 9508794Abstract: A non-planar semiconductor structure includes mixed n-and-p type raised semiconductor structures, e.g., fins, having epitaxial structures grown on top surfaces thereof, for example, epitaxial silicon and silicon germanium, naturally growing into a diamond shape. The surface area of the epitaxial structures is increased by removing portion(s) thereof, masking each type as the other type is grown and then subsequently modified by the removal. The removal may create multi-head (e.g., dual-head) epitaxial structures, together with the neck of the respective raised structure resembling a Y-shape.Type: GrantFiled: January 20, 2016Date of Patent: November 29, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Xusheng Wu, Changyong Xiao, Xiang Hu, Wanxun He
-
Publication number: 20160315172Abstract: Fin field-effect transistor (FinFET) devices and methods of forming the same are provided herein. In an embodiment, a FinFET device includes a semiconductor substrate having a plurality of fins disposed in parallel relationship. A first insulator layer overlies the semiconductor substrate, with the fins extending through and protruding beyond the first insulator layer to provide exposed fin portions. A gate electrode structure overlies the exposed fin portions and is electrically insulated from the fins by a gate insulating layer. Epitaxially-grown source regions and drain regions are disposed adjacent to the gate electrode structure. The epitaxially-grown source regions and drain regions have an asymmetric profile along a lateral direction perpendicular to a length of the fins.Type: ApplicationFiled: April 24, 2015Publication date: October 27, 2016Inventors: Xusheng Wu, Changyong Xiao, Min-hwa Chi
-
Publication number: 20160315084Abstract: There is set forth herein in one embodiment a semiconductor structure having a first region and a second region. The first region can include fins of a first fin height and the second region can include fins of a second fin height.Type: ApplicationFiled: April 21, 2015Publication date: October 27, 2016Applicant: GLOBALFOUNDRIES INC.Inventors: Xusheng WU, HongLiang SHEN, Changyong XIAO, Jianhua YIN, Jie CHEN, Jin Ping LIU, Hong YU, Zhenyu HU, Lan YANG, Wanxun HE
-
Patent number: 9419015Abstract: Methods for integrating core and I/O components in IC devices utilizing a TFT I/O device formed on STI regions, and the resulting devices are disclosed. Embodiments include forming STI and FinFET regions in a Si substrate, the FinFET region having first and second adjacent sections; forming a nitride layer and a silicon layer, respectively, over the STI region and both sections of the FinFET region; removing a first section of the silicon and nitride layers through a mask to expose the first FinFET section; implanting the exposed FinFET section with a dopant; removing remaining sections of the mask; removing a second section of the silicon and nitride layers through a second mask to expose the second FinFET section; implanting the second FinFET section with another dopant; removing remaining sections of the second mask; and forming a TFT on the remaining silicon layer, wherein the TFT channel includes the silicon layer.Type: GrantFiled: March 13, 2015Date of Patent: August 16, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Xusheng Wu, Changyong Xiao, Min-hwa Chi
-
Patent number: 9385192Abstract: Aspects of the present invention generally relate to approaches for forming a semiconductor device such as a TSV device having a “buffer zone” or gap layer between the TSV and transistor(s). The gap layer is typically filled with a low stress thin film fill material that controls stresses and crack formation on the devices. Further, the gap layer ensures a certain spatial distance between TSVs and transistors to reduce the adverse effects of temperature excursion.Type: GrantFiled: July 27, 2015Date of Patent: July 5, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Hongliang Shen, Kyutae Na, Sandeep Gaan, Hsin-Neng Tai, Weihua Tong, Sang Cheol Han, Tae Hoon Kim, Ja Hyung Han, Haigou Huang, Changyong Xiao, Huang Liu, Seung Yeon Kim
-
Patent number: 9362284Abstract: A range of lowest, low and regular threshold voltages are provided to three p-type devices and three n-type devices co-fabricated on a same substrate. For the p-type devices, the range is achieved for the lowest using an additional thick layer of a p-type work function metal in a gate structure and oxidizing it, the low Vt is achieved with the thick p-type work function metal alone, and the regular Vt is achieved with a thinner layer of the p-type work function metal. For the n-type devices, the lowest Vt is achieved by implanting tantalum nitride with arsenic, argon, silicon or germanium and not adding any of the additional p-type work function metal in the gate structure, the low Vt is achieved by not adding the additional p-type work function metal, and the regular Vt is achieved with a thinnest layer of the p-type work function metal.Type: GrantFiled: October 27, 2015Date of Patent: June 7, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Mitsuhiro Togo, Changyong Xiao, Yiqun Liu, Dina H. Triyoso, Rohit Pal
-
Publication number: 20160155799Abstract: A non-planar semiconductor structure includes mixed n-and-p type raised semiconductor structures, e.g., fins, having epitaxial structures grown on top surfaces thereof, for example, epitaxial silicon and silicon germanium, naturally growing into a diamond shape. The surface area of the epitaxial structures is increased by removing portion(s) thereof, masking each type as the other type is grown and then subsequently modified by the removal. The removal may create multi-head (e.g., dual-head) epitaxial structures, together with the neck of the respective raised structure resembling a Y-shape.Type: ApplicationFiled: January 20, 2016Publication date: June 2, 2016Applicant: GLOBALFOUNDRIES Inc.Inventors: Xusheng WU, Changyong XIAO, Xiang HU, Wanxun HE
-
Publication number: 20160126336Abstract: Processes for forming merged CA/CB constructs and the resulting devices are disclosed. Embodiments include providing a replacement metal gate (RMG) between first and second sidewall spacers surrounded by an insulator on a substrate, the RMG having a dielectric layer directly on the first and second sidewall spacers and having metal on the dielectric layer; providing an oxide layer over the insulator, the first and second sidewall spacers, and the RMG; forming a source/drain contact hole through the oxide layer and the insulator, adjacent to the first sidewall spacer; forming a gate contact hole through the oxide layer over the source/drain contact hole and extending to the metal of the RMG; enlarging the source/drain contact hole to the metal of the RMG; and filling the enlarged source/drain contact hole and gate contact hole with metal.Type: ApplicationFiled: October 29, 2014Publication date: May 5, 2016Inventors: Xusheng WU, Changyong XIAO, Min-hwa CHI
-
Patent number: 9299608Abstract: A transistor, planar or non-planar (e.g., FinFET), includes T-shaped contacts to the source, drain and gate. The top portion of the T-shaped contact is wider than the bottom portion, the bottom portion complying with design rule limits. A conductor-material filled trench through a multi-layer etching stack above the transistor provides the top portions of the T-shaped contacts. Tapered spacers along inner sidewalls of the top contact portion prior to filling allow for etching a narrower bottom trench down to the gate, and to the source/drain for silicidation prior to filling.Type: GrantFiled: May 19, 2014Date of Patent: March 29, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Xusheng Wu, Changyong Xiao, Min-hwa Chi
-
Patent number: 9275906Abstract: A non-planar semiconductor structure includes mixed n-and-p type raised semiconductor structures, e.g., fins, having epitaxial structures grown on top surfaces thereof, for example, epitaxial silicon and silicon germanium, naturally growing into a diamond shape. The surface area of the epitaxial structures is increased by removing portion(s) thereof, masking each type as the other type is grown and then subsequently modified by the removal. The removal may create multi-head (e.g., dual-head) epitaxial structures, together with the neck of the respective raised structure resembling a Y-shape.Type: GrantFiled: May 1, 2014Date of Patent: March 1, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: Xusheng Wu, Xiang Hu, Changyong Xiao, Wanxun He
-
Publication number: 20160049468Abstract: An integrated circuit product is disclosed that includes a plurality of trenches in a semiconducting substrate that define first, second and third fins, wherein the fins are side-by-side, and wherein the second fin is positioned between the first and third fins, a layer of insulating material in the plurality of trenches such that a desired height of the first, second and third fins is positioned above an upper surface of the layer of insulating material, a recess defined in the second fin that at least partially defines a cavity in the layer of insulating material, an SDB isolation structure in the cavity on the recessed portion of the second fin, wherein the SDB isolation structure has an upper surface that is above the upper surface of the layer of insulating material, and a gate structure for a transistor positioned above the SDB isolation structure.Type: ApplicationFiled: August 11, 2015Publication date: February 18, 2016Inventors: Xusheng Wu, Changyong Xiao, Wanxun He, Hongliang Shen