Patents by Inventor Chang-Yu Lin
Chang-Yu Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12266644Abstract: A semiconductor device package includes a first semiconductor device having a first surface, an interconnection element having a surface substantially coplanar with the first surface of the first semiconductor device, a first encapsulant encapsulating the first semiconductor device and the interconnection element, and a second semiconductor device disposed on and across the first semiconductor device and the interconnection element.Type: GrantFiled: February 8, 2021Date of Patent: April 1, 2025Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chang-Yu Lin, Chi-Han Chen, Chieh-Chen Fu
-
Publication number: 20250015069Abstract: A semiconductor package structure and a method of manufacturing a semiconductor package structure are provided. The semiconductor package structure includes a first electronic device and a second electronic device. The first electronic device has an active surface and a lateral surface angled with the active surface, and the lateral surface includes a first portion and a second portion that is non-coplanar with the first portion. The second electronic device is disposed on the active surface of the first electronic device.Type: ApplicationFiled: September 24, 2024Publication date: January 9, 2025Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chang-Yu LIN, Cheng-Hsuan WU
-
Publication number: 20240327614Abstract: A method for manufacturing a play-of-color article includes the steps of: (a) providing a first mixture that contains a solvent and a plurality of functionalized colloidal particles; (b) replacing the solvent of the first mixture with a polymer solution that contains polymers, thereby obtaining a second mixture; (c) adding an initiator to the second mixture to obtain a third mixture, followed by injecting the third mixture into a mold and disturbing the third mixture, so that the third mixture is formed with a pattern; (d) leaving the third mixture to stand, so as to allow the functionalized colloidal particles therein to self-assemble to form a crystalline arrangement, thereby obtaining a fourth mixture; and (e) subjecting the polymers in the fourth mixture to a cross-linking reaction, thereby obtaining the play-of-color article. A play-of-color article manufactured by the method, and a play-of-color product including the play-of-color article are also provided.Type: ApplicationFiled: March 22, 2024Publication date: October 3, 2024Applicants: Taiwan Green Point Enterprises Co., Ltd., Jabil Circuit (Singapore) Pte. Ltd.Inventors: Yi-Chung Su, Chih-Wen Lin, Chin-Yen Chou, Jiun-Shiuan Hsu, Yen-Hao Lin, Chang-Yu Lin
-
Patent number: 12100697Abstract: A semiconductor package structure and a method of manufacturing a semiconductor package structure are provided. The semiconductor package structure includes a first electronic device and a second electronic device. The first electronic device has an active surface and a lateral surface angled with the active surface, and the lateral surface includes a first portion and a second portion that is non-coplanar with the first portion. The second electronic device is disposed on the active surface of the first electronic device.Type: GrantFiled: February 25, 2021Date of Patent: September 24, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chang-Yu Lin, Cheng-Hsuan Wu
-
Publication number: 20240113061Abstract: An electronic device package includes a circuit layer, a first semiconductor die, a second semiconductor die, a plurality of first conductive structures and a second conductive structure. The first semiconductor die is disposed on the circuit layer. The second semiconductor die is disposed on the first semiconductor die, and has an active surface toward the circuit layer. The first conductive structures are disposed between a first region of the second semiconductor die and the first semiconductor die, and electrically connecting the first semiconductor die to the second semiconductor die. The second conductive structure is disposed between a second region of the second semiconductor die and the circuit layer, and electrically connecting the circuit layer to the second semiconductor die.Type: ApplicationFiled: December 5, 2023Publication date: April 4, 2024Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Mei-Ju LU, Chi-Han CHEN, Chang-Yu LIN, Jr-Wei LIN, Chih-Pin HUNG
-
Patent number: 11942585Abstract: An optoelectronic package structure and a method of manufacturing an optoelectronic package structure are provided. The optoelectronic package structure includes a photonic component. The photonic component has an electrical connection region, a blocking region and a region for accommodating a device. The blocking region is located between the electrical connection region and the region for accommodating a device.Type: GrantFiled: July 2, 2021Date of Patent: March 26, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Hsuan Wu, Chang-Yu Lin, Yu-Sheng Huang
-
Publication number: 20230403078Abstract: A system including optical devices is provided. The system includes a first substrate and a first device for optical communication. The first device has a first surface, a second surface opposite to the first surface, and a first side contiguous with the first surface and the second surface. Moreover, the first side is smaller than one of the first surface and the second surface in terms of area. The first device is attached at the first side thereof to the first substrate.Type: ApplicationFiled: August 8, 2023Publication date: December 14, 2023Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chang-Yu LIN, Cheng-Yuan KUNG, Hung-Yi LIN
-
Patent number: 11837566Abstract: An electronic device package includes a circuit layer, a first semiconductor die, a second semiconductor die, a plurality of first conductive structures and a second conductive structure. The first semiconductor die is disposed on the circuit layer. The second semiconductor die is disposed on the first semiconductor die, and has an active surface toward the circuit layer. The first conductive structures are disposed between a first region of the second semiconductor die and the first semiconductor die, and electrically connecting the first semiconductor die to the second semiconductor die. The second conductive structure is disposed between a second region of the second semiconductor die and the circuit layer, and electrically connecting the circuit layer to the second semiconductor die.Type: GrantFiled: November 23, 2021Date of Patent: December 5, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Mei-Ju Lu, Chi-Han Chen, Chang-Yu Lin, Jr-Wei Lin, Chih-Pin Hung
-
Patent number: 11722220Abstract: A system including optical devices is provided. The system includes a first substrate and a first device for optical communication. The first device has a first surface, a second surface opposite to the first surface, and a first side contiguous with the first surface and the second surface. Moreover, the first side is smaller than one of the first surface and the second surface in terms of area. The first device is attached at the first side thereof to the first substrate.Type: GrantFiled: January 8, 2021Date of Patent: August 8, 2023Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chang-Yu Lin, Cheng-Yuan Kung, Hung-Yi Lin
-
Publication number: 20230006114Abstract: An optoelectronic package structure and a method of manufacturing an optoelectronic package structure are provided. The optoelectronic package structure includes a photonic component. The photonic component has an electrical connection region, a blocking region and a region for accommodating a device. The blocking region is located between the electrical connection region and the region for accommodating a device.Type: ApplicationFiled: July 2, 2021Publication date: January 5, 2023Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Cheng-Hsuan WU, Chang-Yu LIN, Yu-Sheng HUANG
-
Publication number: 20220271019Abstract: A semiconductor package structure and a method of manufacturing a semiconductor package structure are provided. The semiconductor package structure includes a first electronic device and a second electronic device. The first electronic device has an active surface and a lateral surface angled with the active surface, and the lateral surface includes a first portion and a second portion that is non-coplanar with the first portion. The second electronic device is disposed on the active surface of the first electronic device.Type: ApplicationFiled: February 25, 2021Publication date: August 25, 2022Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chang-Yu LIN, Cheng-Hsuan WU
-
Patent number: 11296043Abstract: A semiconductor device package includes a redistribution layer (RDL), a semiconductor device, a transceiver, and a capacitor. The RDL has a first surface and a second surface opposite to the first surface. The semiconductor device is disposed on the first surface of the RDL. The transceiver is disposed on the second surface of the RDL. The capacitor is disposed on the second surface of the RDL. The semiconductor device has a first projected area and the capacitance has a second projected area. The first projected area overlaps with the second projected area.Type: GrantFiled: December 4, 2019Date of Patent: April 5, 2022Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Yuan Kung, Hung-Yi Lin, Chang-Yu Lin
-
Publication number: 20220084972Abstract: An electronic device package includes a circuit layer, a first semiconductor die, a second semiconductor die, a plurality of first conductive structures and a second conductive structure. The first semiconductor die is disposed on the circuit layer. The second semiconductor die is disposed on the first semiconductor die, and has an active surface toward the circuit layer. The first conductive structures are disposed between a first region of the second semiconductor die and the first semiconductor die, and electrically connecting the first semiconductor die to the second semiconductor die. The second conductive structure is disposed between a second region of the second semiconductor die and the circuit layer, and electrically connecting the circuit layer to the second semiconductor die.Type: ApplicationFiled: November 23, 2021Publication date: March 17, 2022Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Mei-Ju LU, Chi-Han CHEN, Chang-Yu LIN, Jr-Wei LIN, Chih-Pin HUNG
-
Patent number: 11183474Abstract: An electronic device package includes a circuit layer, a first semiconductor die, a second semiconductor die, a plurality of first conductive structures and a second conductive structure. The first semiconductor die is disposed on the circuit layer. The second semiconductor die is disposed on the first semiconductor die, and has an active surface toward the circuit layer. The first conductive structures are disposed between a first region of the second semiconductor die and the first semiconductor die, and electrically connecting the first semiconductor die to the second semiconductor die. The second conductive structure is disposed between a second region of the second semiconductor die and the circuit layer, and electrically connecting the circuit layer to the second semiconductor die.Type: GrantFiled: November 4, 2019Date of Patent: November 23, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Mei-Ju Lu, Chi-Han Chen, Chang-Yu Lin, Jr-Wei Lin, Chih-Pin Hung
-
Publication number: 20210175189Abstract: A semiconductor device package includes a redistribution layer (RDL), a semiconductor device, a transceiver, and a capacitor. The RDL has a first surface and a second surface opposite to the first surface. The semiconductor device is disposed on the first surface of the RDL. The transceiver is disposed on the second surface of the RDL. The capacitor is disposed on the second surface of the RDL. The semiconductor device has a first projected area and the capacitance has a second projected area. The first projected area overlaps with the second projected area.Type: ApplicationFiled: December 4, 2019Publication date: June 10, 2021Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Cheng-Yuan KUNG, Hung-Yi LIN, Chang-Yu LIN
-
Publication number: 20210167053Abstract: A semiconductor device package includes a first semiconductor device having a first surface, an interconnection element having a surface substantially coplanar with the first surface of the first semiconductor device, a first encapsulant encapsulating the first semiconductor device and the interconnection element, and a second semiconductor device disposed on and across the first semiconductor device and the interconnection element.Type: ApplicationFiled: February 8, 2021Publication date: June 3, 2021Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chang-Yu LIN, Chi-Han CHEN, Chieh-Chen FU
-
Publication number: 20210167856Abstract: A system including optical devices is provided. The system includes a first substrate and a first device for optical communication. The first device has a first surface, a second surface opposite to the first surface, and a first side contiguous with the first surface and the second surface. Moreover, the first side is smaller than one of the first surface and the second surface in terms of area. The first device is attached at the first side thereof to the first substrate.Type: ApplicationFiled: January 8, 2021Publication date: June 3, 2021Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chang-Yu LIN, Cheng-Yuan KUNG, Hung-Yi LIN
-
Publication number: 20210134751Abstract: An electronic device package includes a circuit layer, a first semiconductor die, a second semiconductor die, a plurality of first conductive structures and a second conductive structure. The first semiconductor die is disposed on the circuit layer. The second semiconductor die is disposed on the first semiconductor die, and has an active surface toward the circuit layer. The first conductive structures are disposed between a first region of the second semiconductor die and the first semiconductor die, and electrically connecting the first semiconductor die to the second semiconductor die. The second conductive structure is disposed between a second region of the second semiconductor die and the circuit layer, and electrically connecting the circuit layer to the second semiconductor die.Type: ApplicationFiled: November 4, 2019Publication date: May 6, 2021Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Mei-Ju LU, Chi-Han CHEN, Chang-Yu LIN, Jr-Wei LIN, Chih-Pin HUNG
-
Publication number: 20210126425Abstract: An optoelectronic package includes a substrate having a first surface and a second surface opposite to the first surface, an optoelectronic device on the first surface of the substrate, and a first conductive through via connecting the first surface and the second surface of the substrate. The optoelectronic device is electrically connected to the first conductive through via. A method for manufacturing the optoelectronic package is also provided.Type: ApplicationFiled: October 24, 2019Publication date: April 29, 2021Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Chang-Yu LIN, Chi-Han CHEN, Pei-Jung YANG
-
Patent number: 10930627Abstract: A semiconductor device package includes a first semiconductor device having a first surface, an interconnection element having a surface substantially coplanar with the first surface of the first semiconductor device, a first encapsulant encapsulating the first semiconductor device and the interconnection element, and a second semiconductor device disposed on and across the first semiconductor device and the interconnection element.Type: GrantFiled: December 28, 2018Date of Patent: February 23, 2021Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chang-Yu Lin, Chi-Han Chen, Chieh-Chen Fu