Patents by Inventor Changliang Qin
Changliang Qin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9892912Abstract: Methods of manufacturing stacked nanowires MOS transistors are disclosed. In one aspect, the method includes forming a plurality of fins along a first direction on a substrate. The method also includes forming stack of nanowires constituted of a plurality of nanowires in each of the fins. The method also includes forming a gate stack along a second direction in the stack of nanowires, the gate stack surrounding the stack of nanowires. The method also includes forming source/drain regions at both sides of the gate stack, the nanowires between the respective source/drain regions constituting a channel region. A stack of nanowires may be formed by a plurality of etching back, laterally etching a trench and filling the trench. The laterally etching process includes isotropic dry etching having an internally tangent and lateral etching, and a wet etching which selectively etches along respective crystallographic directions.Type: GrantFiled: April 16, 2015Date of Patent: February 13, 2018Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huaxiang Yin, Changliang Qin, Zuozhen Fu, Xiaolong Ma, Dapeng Chen
-
Patent number: 9691878Abstract: Provided is a method for manufacturing a MOSFET, including: forming a shallow trench isolation (STI) in a semiconductor substrate to define an active region for the MOSFET; performing etching with the STI as a mask, to expose a surface of the semiconductor substrate, and to protrude a portion of the STI with respect to the surface of the semiconductor substrate, resulting in a protruding portion; forming a first spacer on sidewalls of the protruding portion; forming a gate stack on the semiconductor substrate; forming a second spacer surrounding the gate stack; forming openings in the semiconductor substrate with the STI, the gate stack, the first spacer and the second spacer as a mask; epitaxially growing a semiconductor layer with a bottom surface and sidewalls of each of the openings as a growth seed layer; and performing ion implantation into the semiconductor layer to form source and drain regions.Type: GrantFiled: October 30, 2012Date of Patent: June 27, 2017Assignee: Institute of Microelectronics, Chinese Academy of ScienceInventors: Haizhou Yin, Huilong Zhu, Changliang Qin, Huaxiang Yin
-
Patent number: 9548387Abstract: The present invention discloses a semiconductor device, comprising a plurality of fins located on a substrate and extending along a first direction; a plurality of gate stack structures extending along a second direction and across each of the fins; a plurality of stress layers located in the fins on both sides of the gate stack structures and having a plurality of source and drain regions therein; a plurality of channel regions located in the fins below the gate stack structures; characterized in that the stress layers have connected parts in the fins and that the channel regions enclose the connected parts.Type: GrantFiled: August 27, 2012Date of Patent: January 17, 2017Assignee: Institute of Microelectronics, Chinese Academy of ScienceInventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Qiuxia Xu, Dapeng Chen
-
Patent number: 9385212Abstract: A method for manufacturing a semiconductor device is provided. The method includes forming, on a substrate, a plurality of fins extending along a first direction; forming, on the fins, a dummy gate stack extending along a second direction; forming a gate spacer on opposite sides of the dummy gate stack in the first direction; epitaxially growing raised source/drain regions on the top of the fins on opposite sides of the gate spacer in the first direction; performing lightly-doping ion implantation through the raised source/drain regions with the gate spacer as a mask, to form source/drain extension regions in the fins on opposite sides of the gate spacer in the first direction; removing the dummy gate stack to form a gate trench; and forming a gate stack in the gate trench.Type: GrantFiled: May 29, 2015Date of Patent: July 5, 2016Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Guilei Wang, Huilong Zhu
-
Patent number: 9337102Abstract: A method for manufacturing a semiconductor device comprises, including forming a plurality of fins on a substrate, forming, a dummy gate stack on the fins forming a gate spacer on opposite sides of the dummy gate stack, forming source/drain trenches by etching the fins with the gate spacer and the dummy gate stack as a mask, forming source/drain extension regions on the bottom and sides of the trenches by performing lightly-doping ion implantation; and by performing epitaxial growth in and/or on the source/drain trenches, removing the dummy gate stack to form a gate trench; and forming a gate stack in the gate trench.Type: GrantFiled: May 29, 2015Date of Patent: May 10, 2016Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Guilei Wang, Huilong Zhu
-
Publication number: 20160079124Abstract: A method for manufacturing a semiconductor device comprises: forming, on a substrate, a plurality of fins extending along a first direction; forming, on the fins, a dummy gate stack extending along a second direction; forming a gate spacer on opposite sides of the dummy gate stack in the first direction; etching the fins with the gate spacer and the dummy gate stack as a mask, to form source/drain trenches; performing lightly-doping ion implantation to form source/drain extension regions on bottom and side walls of the source/drain trenches; performing epitaxial growth in and/or on the source/drain trenches to form source/drain regions; removing the dummy gate stack to form a gate trench; and forming a gate stack in the gate trench.Type: ApplicationFiled: May 29, 2015Publication date: March 17, 2016Inventors: Huaxiang YIN, Changliang QIN, Xiaolong MA, Guilei WANG, Huilong ZHU
-
Publication number: 20160071952Abstract: A method for manufacturing a semiconductor device is provided. The method includes forming, on a substrate, a plurality of fins extending along a first direction; forming, on the fins, a dummy gate stack extending along a second direction; forming a gate spacer on opposite sides of the dummy gate stack in the first direction; epitaxially growing raised source/drain regions on the top of the fins on opposite sides of the gate spacer in the first direction; performing lightly-doping ion implantation through the raised source/drain regions with the gate spacer as a mask, to form source/drain extension regions in the fins on opposite sides of the gate spacer in the first direction; removing the dummy gate stack to form a gate trench; and forming a gate stack in the gate trench.Type: ApplicationFiled: May 29, 2015Publication date: March 10, 2016Inventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Guilei Wang, Huilong Zhu
-
Patent number: 9281398Abstract: The present invention discloses a semiconductor device, which comprises a substrate, a gate stack structure on the substrate, a channel region in the substrate under the gate stack structure, and source and drain regions at both sides of the channel region, wherein there is a stressed layer under and at both sides of the channel region, in which the source and drain regions are formed. According to the semiconductor device and the method for manufacturing the same of the present invention, a stressed layer is formed at both sides of and under the channel region made of a silicon-based material so as to act on the channel region, thereby effectively increasing the carrier mobility of the channel region and improving the device performance.Type: GrantFiled: July 3, 2012Date of Patent: March 8, 2016Assignee: The Institute of Microelectronics, Chinese Academy of ScienceInventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Qiuxia Xu, Dapeng Chen
-
Publication number: 20150380297Abstract: Provided is a method for manufacturing a MOSFET, comprising: epitaxially growing a first semiconductor layer on a semiconductor substrate; epitaxially growing a second semiconductor layer on the first semiconductor layer; forming a shallow trench isolation in the first semiconductor layer and the second semiconductor layer to define an active region for the MOSFET; forming on the second semiconductor layer a gate stack and a spacer surrounding the gate stack; forming openings in the second semiconductor layer using the shallow trench isolation, the gate stack and the spacer as a hard mask; epitaxially growing, in each of the openings, a third semiconductor layer using a bottom surface and sidewalls of the opening as a growth seed layer, wherein the third semiconductor layer comprises a material different from that of the second semiconductor layer; and performing ion implantation into the third semiconductor layer to form source and drain regions.Type: ApplicationFiled: October 30, 2012Publication date: December 31, 2015Inventors: Haizhou YIN, Changliang QIN, Huilong ZHU
-
Publication number: 20150295068Abstract: Provided is a method for manufacturing a MOSFET, including: forming a shallow trench isolation (STI) in a semiconductor substrate to define an active region for the MOSFET; performing etching with the STI as a mask, to expose a surface of the semiconductor substrate, and to protrude a portion of the STI with respect to the surface of the semiconductor substrate, resulting in a protruding portion; forming a first spacer on sidewalls of the protruding portion; forming a gate stack on the semiconductor substrate; forming a second spacer surrounding the gate stack; forming openings in the semiconductor substrate with the STI, the gate stack, the first spacer and the second spacer as a mask; epitaxially growing a semiconductor layer with a bottom surface and sidewalls of each of the openings as a growth seed layer; and performing ion implantation into the semiconductor layer to form source and drain regions.Type: ApplicationFiled: October 30, 2012Publication date: October 15, 2015Applicant: INSTITUTE OF MICROELECTRONICS, CHINESE ACADEMY OF SCIENCESInventors: Haizhou Yin, Huilong Zhu, Changliang Qin, Huaxiang Yin
-
Publication number: 20150228480Abstract: Methods of manufacturing stacked nanowires MOS transistors are disclosed. In one aspect, the method includes forming a plurality of fins along a first direction on a substrate. The method also includes forming stack of nanowires constituted of a plurality of nanowires in each of the fins. The method also includes forming a gate stack along a second direction in the stack of nanowires, the gate stack surrounding the stack of nanowires. The method also includes forming source/drain regions at both sides of the gate stack, the nanowires between the respective source/drain regions constituting a channel region. A stack of nanowires may be formed by a plurality of etching back, laterally etching a trench and filling the trench. The laterally etching process includes isotropic dry etching having an internally tangent and lateral etching, and a wet etching which selectively etches along respective crystallographic directions.Type: ApplicationFiled: April 16, 2015Publication date: August 13, 2015Inventors: Huaxiang Yin, Changliang Qin, Zuozhen Fu, Xiaolong Ma, Dapeng Chen
-
Publication number: 20150179797Abstract: The present invention discloses a semiconductor device, which comprises a substrate, a gate stack structure on the substrate, a channel region in the substrate under the gate stack structure, and source and drain regions at both sides of the channel region, wherein there is a stressed layer under and at both sides of the channel region, in which the source and drain regions are formed. According to the semiconductor device and the method for manufacturing the same of the present invention, a stressed layer is formed at both sides of and under the channel region made of a silicon-based material so as to act on the channel region, thereby effectively increasing the carrier mobility of the channel region and improving the device performance.Type: ApplicationFiled: July 3, 2012Publication date: June 25, 2015Inventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Qiuxia Xu, Dapeng Chen
-
Patent number: 9006057Abstract: A method of manufacturing a semiconductor device is disclosed. In one embodiment, the method comprises: forming a gate stack on a substrate; etching the substrate on both sides of the gate stack to form C-shaped source/drain grooves; and wet-etching the C-shaped source/drain grooves to form ?-shaped source/drain grooves. With this method, it is possible to effectively increase stress applied to a channel region, to accurately control a depth of the source/drain grooves, and to reduce roughness of side walls and bottom portions of the grooves and thus reduce defects by etching the C-shaped source/drain grooves and then further wet-etching them to form the ?-shaped source/drain grooves.Type: GrantFiled: July 31, 2012Date of Patent: April 14, 2015Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Changliang Qin, Peizhen Hong, Huaxiang Yin
-
Patent number: 8841190Abstract: This invention relates to a MOS device for making the source/drain region closer to the channel region and a method of manufacturing the same, comprising: providing an initial structure, which includes a substrate, an active region, and a gate stack; performing ion implantation in the active region on both sides of the gate stack, such that part of the substrate material undergoes pre-amorphization to form an amorphous material layer; forming a first spacer; with the first spacer as a mask, performing dry etching, thereby forming a recess, with the amorphous material layer below the first spacer kept; performing wet etching using an etchant solution that is isotropic to the amorphous material layer and whose etch rate to the amorphous material layer is greater than or substantially equal to the etch rate to the {100} and {110} surfaces of the substrate material but is far greater than the etch rate to the {111} surface of the substrate material, thus removing the amorphous material layer below the first spaceType: GrantFiled: April 10, 2012Date of Patent: September 23, 2014Assignee: The Institute of Microelectronics Chinese Academy of ScienceInventors: Changliang Qin, Huaxiang Yin
-
Patent number: 8802533Abstract: A transistor device comprising epitaxial LDD and Halo regions and a method of manufacturing the same are disclosed.Type: GrantFiled: July 30, 2012Date of Patent: August 12, 2014Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Changliang Qin, Huaxiang Yin
-
Publication number: 20140217519Abstract: A transistor device comprising epitaxial LDD and Halo regions and a method of manufacturing the same are disclosed.Type: ApplicationFiled: July 30, 2012Publication date: August 7, 2014Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Changliang Qin, Huaxiang Yin
-
Publication number: 20140191335Abstract: The present invention discloses a semiconductor device, comprising a plurality of fins located on a substrate and extending along a first direction; a plurality of gate stack structures extending along a second direction and across each of the fins; a plurality of stress layers located in the fins on both sides of the gate stack structures and having a plurality of source and drain regions therein; a plurality of channel regions located in the fins below the gate stack structures; characterized in that the stress layers have connected parts in the fins and that the channel regions enclose the connected parts.Type: ApplicationFiled: August 27, 2012Publication date: July 10, 2014Inventors: Huaxiang Yin, Changliang Qin, Xiaolong Ma, Qiuxia Xu, Dapeng Chen
-
Patent number: 8716090Abstract: The present invention provides a manufacturing method for a semiconductor device having epitaxial source/drain regions, in which a diffusion barrier layer of the source/drain regions made of epitaxial silicon-carbon or germanium silicon-carbon are added on the basis of epitaxially growing germanium-silicon of the source/drain regions in the prior art process, and the introduction of the diffusion barrier layer of the source/drain regions prevents diffusion of the dopant in the source/drain regions, thus mitigating the SCE and DIBL effect.Type: GrantFiled: June 12, 2012Date of Patent: May 6, 2014Assignee: The Institute of Microelectronics Chinese Academy of ScienceInventors: Changliang Qin, Huaxiang Yin
-
Publication number: 20140120719Abstract: The present invention relates to a method of manufacturing a semiconductor device for improving the spacer mask. In the present invention, a barrier layer and a sacrificial layer are formed, and the portions of the upper part of the spacer whose left and right sides differ greatly are ground away to leave the portion similar to a rectangle at the bottom of the spacer, which is used as the mask to perform the subsequent spacer masking technology. Thus the undesirable influences to the subsequent etching caused by the asymmetric profile of the spacer can be reduced as much as possible.Type: ApplicationFiled: October 12, 2012Publication date: May 1, 2014Inventors: Changliang Qin, Huaxiang Yin
-
Publication number: 20140057404Abstract: A method of manufacturing a semiconductor device is disclosed. In one embodiment, the method comprises: forming a gate stack on a substrate; etching the substrate on both sides of the gate stack to form C-shaped source/drain grooves; and wet-etching the C-shaped source/drain grooves to form ?-shaped source/drain grooves. With this method, it is possible to effectively increase stress applied to a channel region, to accurately control a depth of the source/drain grooves, and to reduce roughness of side walls and bottom portions of the grooves and thus reduce defects by etching the C-shaped source/drain grooves and then further wet-etching them to form the ?-shaped source/drain grooves.Type: ApplicationFiled: July 31, 2012Publication date: February 27, 2014Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Changliang Qin, Peizhen Hong, Huaxiang Yin