Patents by Inventor Chang-Seop Yoon
Chang-Seop Yoon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10741659Abstract: A semiconductor device comprising a first field insulating film around at least a part of a first fin type pattern and at least a part of a second fin type pattern, a second field insulating film between the first fin type pattern and the second fin type pattern and protruding from the first field insulating film and a first gate structure which extends over the first and second field insulating films in a second direction intersecting with a first direction, and includes a first portion on the first field insulating film, and a second portion on the second field insulating film, wherein a first width of the first portion of the first gate structure is greater than a second width of the second portion of the first gate structure.Type: GrantFiled: November 27, 2018Date of Patent: August 11, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Chang Seop Yoon, Byoung Wook Jeong
-
Patent number: 10720449Abstract: A semiconductor device includes a substrate including a lower substrate layer, a buried insulation layer on the lower substrate layer, and an upper substrate layer on the buried insulation layer, a first trench passing through the upper substrate layer, the buried insulation layer, and a portion of the lower substrate layer, a second trench passing through the upper substrate layer, the buried insulation layer, and a portion of the lower substrate layer and being spaced apart from the first trench, a field insulation layer in a portion of the first trench and in a portion of the second trench, and a first fin pattern defined by the first trench and the second trench. An upper surface of the field insulation layer is higher than an upper surface of the buried insulation layer.Type: GrantFiled: August 27, 2018Date of Patent: July 21, 2020Assignee: Samsung Electronics Co., Ltd.Inventor: Chang Seop Yoon
-
Patent number: 10522682Abstract: A semiconductor device is provided. The semiconductor device includes a fin type pattern, a field insulating film on a part of a sidewall of the fin-type pattern, and a gate electrode intersecting with the fin-type pattern, on the fin-type pattern and the field insulating film. The gate electrode on the field insulating film includes a first portion, a second portion, and a third portion on the field insulating film. A first width of the first portion increases as a first distance from the field insulating film, increases width of the second portion decreases as a second distance from the field insulating film increases, and a third width of the third portion increases or is substantially constant as a third distance from the field insulating film increases.Type: GrantFiled: January 12, 2018Date of Patent: December 31, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Chang Seop Yoon, Byung Ha Choi, Dae Geun Kim, Su Min Kim, Se Wan Park, Ji Ho Lee
-
Publication number: 20190326407Abstract: A semiconductor device comprising a first field insulating film around at least a part of a first fin type pattern and at least a part of a second fin type pattern, a second field insulating film between the first fin type pattern and the second fin type pattern and protruding from the first field insulating film and a first gate structure which extends over the first and second field insulating films in a second direction intersecting with a first direction, and includes a first portion on the first field insulating film, and a second portion on the second field insulating film, wherein a first width of the first portion of the first gate structure is greater than a second width of the second portion of the first gate structure.Type: ApplicationFiled: November 27, 2018Publication date: October 24, 2019Applicant: Samsung Electronics Co.,Ltd.Inventors: Chang Seop YOON, Byoung Wook Jeong
-
Publication number: 20190296054Abstract: A semiconductor device includes a substrate including a lower substrate layer, a buried insulation layer on the lower substrate layer, and an upper substrate layer on the buried insulation layer, a first trench passing through the upper substrate layer, the buried insulation layer, and a portion of the lower substrate layer, a second trench passing through the upper substrate layer, the buried insulation layer, and a portion of the lower substrate layer and being spaced apart from the first trench, a field insulation layer in a portion of the first trench and in a portion of the second trench, and a first fin pattern defined by the first trench and the second trench. An upper surface of the field insulation layer is higher than an upper surface of the buried insulation layer.Type: ApplicationFiled: August 27, 2018Publication date: September 26, 2019Applicant: Samsung Electronics Co., Ltd.Inventor: Chang Seop YOON
-
Publication number: 20190043981Abstract: A semiconductor device is provided. The semiconductor device includes a fin type pattern, a field insulating film on a part of a sidewall of the fin-type pattern, and a gate electrode intersecting with the fin-type pattern, on the fin-type pattern and the field insulating film. The gate electrode on the field insulating film includes a first portion, a second portion, and a third portion on the field insulating film. A first width of the first portion increases as a first distance from the field insulating film, increases width of the second portion decreases as a second distance from the field insulating film increases, and a third width of the third portion increases or is substantially constant as a third distance from the field insulating film increases.Type: ApplicationFiled: January 12, 2018Publication date: February 7, 2019Inventors: Chang Seop Yoon, Byung Ha Choi, Dae Geun Kim, Su Min Kim, Se Wan Park, Ji Ho Lee
-
Publication number: 20150035061Abstract: Provided are a multi-gate transistor device and a method for fabricating the same. The method for fabricating the multi-gate transistor device includes forming first and second fins shaped to protrude on a substrate and aligned and extending in a first direction and a trench separating the first and second fins from each other in the first direction between the first and second fins, performing ion implantation of impurities on sidewalls of the trench, forming a field dielectric film filling the trench, forming a recess in the first fin not exposing the field dielectric film, and growing an epitaxial layer in the recess.Type: ApplicationFiled: April 25, 2014Publication date: February 5, 2015Applicant: Samsung Electronics Co., Ltd.Inventors: Chang-Seop Yoon, Hee-Soo Kang, Jong-Wook Lee, Soon Cho
-
Publication number: 20140117426Abstract: A semiconductor device and a method for fabricating the same are provided. The semiconductor device comprising a substrate, a first fin formed on the substrate, and an isolation film formed on the substrate and coming in contact with a part of the first fin, wherein the first fin includes a first region that is in contact with the isolation film, a second region that is in non-contact with the isolation film, and a boundary line between the first region and the second region, the first region has a slope that is at right angles with respect to the boundary line, and the second region has a slope that is an acute angle with respect to the boundary line.Type: ApplicationFiled: September 24, 2013Publication date: May 1, 2014Inventors: Soon Cho, Chang-Seop Yoon