Patents by Inventor Changyuan Chen
Changyuan Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10978145Abstract: Apparatuses and techniques are provided for programming memory cells while reducing widening of a threshold voltage distribution due to changes in the temperature between the time of programming and the time of a subsequent read operation. One technique is based on a correlation between program speed and temperature coefficient (Tco). A different verify test is used for different memory cells which have a common assigned data state according to the program loop number and the temperature. Another technique is based on sensing the memory cells to measure their subthreshold slope and classifying the memory cells into groups. The sensing can occur as a separate operation before programming or as part of the programming of user data. The subsequent programming of the memory cells involves adjusting the verify test of each memory cell based on its group and the temperature.Type: GrantFiled: August 14, 2019Date of Patent: April 13, 2021Assignee: SanDisk Technologies LLCInventors: Biswajit Ray, Peter Rabkin, Mohan Dunga, Gerrit Jan Hemink, Changyuan Chen
-
Publication number: 20210104280Abstract: Method for performing an erase program operation. Various methods include: erasing a block of cells by: applying a program pulse to a block of memory elements in the three-dimensional memory that programs the block of memory elements to a level below an erase verify level, where the three-dimensional memory comprises memory elements stacked vertically; performing a verify step to verify voltage levels of a group of memory elements; determining that a memory element of the group is outside of a threshold window defined between the erase verify level and a compact erase threshold amount; and applying a second program pulse to the memory element. Where erasing the block of memory elements creates an erased block, where a width of the voltage distribution of the erased memory elements in the erased block is the same as or below a width of a voltage distribution associated with programmed memory elements.Type: ApplicationFiled: October 4, 2019Publication date: April 8, 2021Applicant: SanDisk Technologies LLCInventors: Sung-Chul Lee, Ching-Huang Lu, Henry Chin, Changyuan Chen
-
Publication number: 20210050054Abstract: Apparatuses and techniques are provided for programming memory cells while reducing widening of a threshold voltage distribution due to changes in the temperature between the time of programming and the time of a subsequent read operation. One technique is based on a correlation between program speed and temperature coefficient (Tco). A different verify test is used for different memory cells which have a common assigned data state according to the program loop number and the temperature. Another technique is based on sensing the memory cells to measure their subthreshold slope and classifying the memory cells into groups. The sensing can occur as a separate operation before programming or as part of the programming of user data. The subsequent programming of the memory cells involves adjusting the verify test of each memory cell based on its group and the temperature.Type: ApplicationFiled: August 14, 2019Publication date: February 18, 2021Applicant: SanDisk Technologies LLCInventors: Biswajit Ray, Peter Rabkin, Mohan Dunga, Gerrit Jan Hemink, Changyuan Chen
-
Patent number: 10818366Abstract: A storage device with a charge trapping (CT) based memory may include improved data retention performance. Data retention problems, such as charge loss in CT memory may increase for a particular programmed state when a neighboring state is at erased state. Modifying the erase state with post write erase conditioning (PWEC) by pushing up deeply erased states can reduce the lateral charge movement and improve high temperature data retention. In particular, the erase state may be reprogrammed such that the erase distribution is tighter with a higher voltage.Type: GrantFiled: January 15, 2020Date of Patent: October 27, 2020Assignee: Western Digital Technologies, Inc.Inventors: Mohan Vamsi Dunga, Changyuan Chen, Biswajit Ray
-
Publication number: 20200152281Abstract: A storage device with a charge trapping (CT) based memory may include improved data retention performance. Data retention problems, such as charge loss in CT memory may increase for a particular programmed state when a neighboring state is at erased state. Modifying the erase state with post write erase conditioning (PWEC) by pushing up deeply erased states can reduce the lateral charge movement and improve high temperature data retention. In particular, the erase state may be reprogrammed such that the erase distribution is tighter with a higher voltage.Type: ApplicationFiled: January 15, 2020Publication date: May 14, 2020Inventors: Mohan Vamsi DUNGA, Changyuan CHEN, Biswajit RAY
-
Patent number: 10636501Abstract: Techniques are described for reducing program disturb including neighbor word interference in a memory device. Voltages applied to the word lines adjacent to the selected word line WLn during program and read operations are adjusted. The adjacent word lines include WLn?1, a source-side adjacent word line of WLn, and WLn+1, a drain side adjacent word line of WLn. In one aspect, VWLn?1<VWLn+1 during the verify tests of the program operation for the data states above the lowest programmed data state and VWLn?1=VWLn+1 during the verify test for the lowest programmed data state. Also, VWLn?1<VWLn+1 during a read operation which distinguishes between the programmed data states and VWLn?1=VWLn+1 during a read operation which distinguishes between erased state and the lowest programmed data state.Type: GrantFiled: March 18, 2019Date of Patent: April 28, 2020Assignee: SanDisk Technologies LLCInventors: Han-Ping Chen, Ching-Huang Lu, Vinh Diep, Changyuan Chen
-
Patent number: 10566059Abstract: Systems, methods, and devices of the various embodiments provide both “string-sharing” drain select gate electrodes and “string-selective” drain select gate electrodes in vertical NAND strings. Various embodiments may provide two or more vertical NAND strings sharing a common drain select gate electrode while also having separate additional drain select gate electrodes not electrically connected across the two or more vertical NAND strings.Type: GrantFiled: June 21, 2018Date of Patent: February 18, 2020Assignee: SANDISK TECHNOLOGIES LLCInventors: Vinh Diep, Ching Huang Lu, Henry Chin, Changyuan Chen
-
Patent number: 10553294Abstract: A storage device with a charge trapping (CT) based memory may include improved data retention performance. Data retention problems, such as charge loss in CT memory may increase for a particular programmed state when a neighboring state is at erased state. Modifying the erase state with post write erase conditioning (PWEC) by pushing up deeply erased states can reduce the lateral charge movement and improve high temperature data retention. In particular, the erase state may be reprogrammed such that the erase distribution is tighter with a higher voltage.Type: GrantFiled: January 25, 2019Date of Patent: February 4, 2020Assignee: Western Digital Technologies, Inc.Inventors: Mohan Vamsi Dunga, Changyuan Chen, Biswajit Ray
-
Patent number: 10535411Abstract: Systems and methods for string-based erase verify to create partial good blocks are disclosed. A block in non-volatile flash memory may include multiple strings. In practice, one string may be slower to erase than other strings. In analyzing the strings, the memory device may iteratively analyze the strings to verify as erased. As one example, the iterations are modified by changing which strings are erased in the subsequent iterations (e.g., only the strings that fail the erase verify). As another example, a predetermined number of iterations are performed after a majority of the strings are verified as erased. In this way, the strings verified as erased need not undergo more deep erasing, which may damage the strings. Further, if fewer than all of the strings are verified as erased, the memory device may designate the block as a partially good block.Type: GrantFiled: May 26, 2017Date of Patent: January 14, 2020Assignee: Western Digital Technologies, Inc.Inventors: Mohan Dunga, Anubhav Khandelwal, Changyuan Chen, Biswajit Ray
-
Publication number: 20190333581Abstract: Systems, methods, and devices of the various embodiments provide both “string-sharing” drain select gate electrodes and “string-selective” drain select gate electrodes in vertical NAND strings. Various embodiments may provide two or more vertical NAND strings sharing a common drain select gate electrode while also having separate additional drain select gate electrodes not electrically connected across the two or more vertical NAND strings.Type: ApplicationFiled: June 21, 2018Publication date: October 31, 2019Inventors: Vinh DIEP, Ching Huang LU, Henry CHIN, Changyuan CHEN
-
Patent number: 10304559Abstract: A device is disclosed that includes a data write engine configured to store data into a block of a memory. The device also includes a post-write read engine configured to adjust a read voltage responsive to an output of the temperature sensor and to read stored data from the block based on the adjusted read voltage to verify integrity of the data. The device also includes a block manager configured to initiate a corrective operation responsive to an error characteristic of the data read from the block.Type: GrantFiled: December 30, 2016Date of Patent: May 28, 2019Assignee: Western Digital Technologies, Inc.Inventors: Himanshu Hemant Naik, Biswajit Ray, Mohan Vamsi Dunga, Changyuan Chen
-
Patent number: 10304551Abstract: Apparatuses, systems, methods, and computer program products are disclosed for erase depth control. One apparatus includes a block of non-volatile storage cells. A controller is configured to perform a first erase operation on a block of non-volatile storage cells. A controller for a block is configured to determine a first set of storage cells of the block having a faster erase speed than a second set of storage cells of the block based on a verify voltage threshold. A controller for a block is configured to perform a second erase operation on the block using different voltages for a first set of storage cells and a second set of storage cells of the block.Type: GrantFiled: June 27, 2016Date of Patent: May 28, 2019Assignee: SANDISK TECHNOLOGIES LLCInventors: Biswajit Ray, Mohan Dunga, Gerrit Jan Hemink, Changyuan Chen
-
Publication number: 20190156902Abstract: A storage device with a charge trapping (CT) based memory may include improved data retention performance. Data retention problems, such as charge loss in CT memory may increase for a particular programmed state when a neighboring state is at erased state. Modifying the erase state with post write erase conditioning (PWEC) by pushing up deeply erased states can reduce the lateral charge movement and improve high temperature data retention. In particular, the erase state may be reprogrammed such that the erase distribution is tighter with a higher voltage.Type: ApplicationFiled: January 25, 2019Publication date: May 23, 2019Inventors: Mohan Vamsi DUNGA, Changyuan CHEN, Biswajit RAY
-
Patent number: 10269439Abstract: A storage device with a charge trapping (CT) based memory may include improved data retention performance. Data retention problems, such as charge loss in CT memory may increase for a particular programmed state when a neighboring state is at erased state. Modifying the erase state with post write erase conditioning (PWEC) by pushing up deeply erased states can reduce the lateral charge movement and improve high temperature data retention. In particular, the erase state may be reprogrammed such that the erase distribution is tighter with a higher voltage.Type: GrantFiled: March 28, 2017Date of Patent: April 23, 2019Assignee: Western Digital Technologies, Inc.Inventors: Mohan Vamsi Dunga, Changyuan Chen, Biswajit Ray
-
Non-volatile memory with methods to reduce creep-up field between dummy control gate and select gate
Patent number: 10204689Abstract: Non-volatile storage systems and method of operating non-volatile storage systems are disclosed. A crept up voltage on a memory cell control gate adjacent to a select gate is prevented, reduced, and/or discharged. In some aspects, the crept up voltage is not allowed to happen on the memory cell next to the select gate after a sensing operation. In some aspects, the voltage may creep up on the memory cell control gate after a sensing operation, but it is discharged. Reducing and/or preventing the crept up voltage may reduce the electric field between the dummy memory cell and select gate transistor. This may prevent, or at least reduce, changes in threshold voltage of the select gate transistor. Additional problems may also be solved by a reduction of the crept up voltage on the dummy memory cell control gates.Type: GrantFiled: September 8, 2017Date of Patent: February 12, 2019Assignee: SanDisk Technologies LLCInventors: Ching-Huang Lu, Anubhav Khandelwal, Changyuan Chen, Cynthia Hsu, Yingda Dong -
Non-volatile Memory With Methods To Reduce Creep-Up Field Between Dummy Control Gate And Select Gate
Publication number: 20190035480Abstract: Non-volatile storage systems and method of operating non-volatile storage systems are disclosed. A crept up voltage on a memory cell control gate adjacent to a select gate is prevented, reduced, and/or discharged. In some aspects, the crept up voltage is not allowed to happen on the memory cell next to the select gate after a sensing operation. In some aspects, the voltage may creep up on the memory cell control gate after a sensing operation, but it is discharged. Reducing and/or preventing the crept up voltage may reduce the electric field between the dummy memory cell and select gate transistor. This may prevent, or at least reduce, changes in threshold voltage of the select gate transistor. Additional problems may also be solved by a reduction of the crept up voltage on the dummy memory cell control gates.Type: ApplicationFiled: September 8, 2017Publication date: January 31, 2019Applicant: SanDisk Technologies LLCInventors: Ching-Huang Lu, Anubhav Khandelwal, Changyuan Chen, Cynthia Hsu, Yingda Dong -
Publication number: 20180342304Abstract: Systems and methods for string-based erase verify to create partial good blocks are disclosed. A block in non-volatile flash memory may include multiple strings. In practice, one string may be slower to erase than other strings. In analyzing the strings, the memory device may iteratively analyze the strings to verify as erased. As one example, the iterations are modified by changing which strings are erased in the subsequent iterations (e.g., only the strings that fail the erase verify). As another example, a predetermined number of iterations are performed after a majority of the strings are verified as erased. In this way, the strings verified as erased need not undergo more deep erasing, which may damage the strings. Further, if fewer than all of the strings are verified as erased, the memory device may designate the block as a partially good block.Type: ApplicationFiled: May 26, 2017Publication date: November 29, 2018Applicant: Western Digital Technologies, Inc.Inventors: Mohan Dunga, Anubhav Khandelwal, Changyuan Chen, Biswajit Ray
-
Publication number: 20180286487Abstract: A storage device with a charge trapping (CT) based memory may include improved data retention performance. Data retention problems, such as charge loss in CT memory may increase for a particular programmed state when a neighboring state is at erased state. Modifying the erase state with post write erase conditioning (PWEC) by pushing up deeply erased states can reduce the lateral charge movement and improve high temperature data retention. In particular, the erase state may be reprogrammed such that the erase distribution is tighter with a higher voltage.Type: ApplicationFiled: March 28, 2017Publication date: October 4, 2018Applicant: Western Digital Technologies, Inc.Inventors: Mohan Vamsi Dunga, Changyuan Chen, Biswajit Ray
-
Patent number: 10074440Abstract: An erase operation includes one or more erase depth checks to detect the occurrence of shallow erased memory cells at the end of an erase process. Memory cells are subjected to erase and erase verification until erase verification success is achieved. At the end of successful erase verification, a subset of memory cells is read to detect an erase depth or level of the memory cells. If the erase depth check indicates that the subset memory cells are in a shallow erased condition, additional erasing and verification is performed.Type: GrantFiled: October 28, 2016Date of Patent: September 11, 2018Assignee: SanDisk Technologies LLCInventors: Biswajit Ray, Mohan Dunga, Changyuan Chen
-
Publication number: 20180189135Abstract: A device is disclosed that includes a data write engine configured to store data into a block of a memory. The device also includes a post-write read engine configured to adjust a read voltage responsive to an output of the temperature sensor and to read stored data from the block based on the adjusted read voltage to verify integrity of the data. The device also includes a block manager configured to initiate a corrective operation responsive to an error characteristic of the data read from the block.Type: ApplicationFiled: December 30, 2016Publication date: July 5, 2018Inventors: HIMANSHU HEMANT NAIK, BISWAJIT RAY, MOHAN VAMSI DUNGA, CHANGYUAN CHEN