Patents by Inventor Chanpreet Singh
Chanpreet Singh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10999497Abstract: A system-on-chip (SoC) includes first and second processing circuits and a data exchange circuit such that the first processing circuit is configured to process image lines based on corresponding sets of processing attributes. The first processing circuit is further configured to continuously receive and process the image lines one after the other to generate corresponding output data, and the second processing circuit is configured to continuously receive by way of the data exchange circuit, the generated output data for processing the generated output data. The data exchange circuit is thus configured to control data flow between the first processing circuit and the second processing circuit such that the first processing circuit and the second processing circuit parallelly process corresponding data associated with same or different image lines.Type: GrantFiled: March 31, 2020Date of Patent: May 4, 2021Assignee: NXP USA, INC.Inventors: Chanpreet Singh, Stephan Matthias Herrmann, Gaurav Gupta, Rahul Jain
-
Patent number: 10922781Abstract: A system for processing multiple images includes an access serializer, trigger controllers, a first-in-first-out (FIFO) memory, and an image signal processing (ISP) pipeline circuit. The access serializer serializes access requests that are associated with processing of input image lines of the images. The trigger controllers decode corresponding serialized access requests to generate trigger identifiers (IDs), respectively. The FIFO memory receives a corresponding trigger ID from each trigger controller and provides the trigger IDs to the ISP pipeline circuit based on an order of reception of the trigger IDs. The ISP pipeline circuit receives the input image lines associated with the trigger IDs, and based on a corresponding set of configuration parameters associated with the input image lines, processes the input image lines in an order of reception of the trigger IDs, to generate processed image lines, respectively.Type: GrantFiled: December 5, 2019Date of Patent: February 16, 2021Assignee: NXP USA, INC.Inventors: Chanpreet Singh, Stephan Matthias Herrmann, Rahul Jain, Gaurav Gupta, Pranshu Agrawal, Navarshi Dhiman
-
Publication number: 20210035271Abstract: Embodiments are disclosed that apply adaptive sub-tiles to captured images for distortion correction in vision-based assistance systems and methods. A captured image is processed to generate corrected tiles, and selected numbers of sub-tiles are used to generate each of the corrected tiles depending upon the pixel densities for regions of the captured image. The corrected sub-tiles are combined to form corrected tiles, and corrected tiles are combined for form a corrected image. The corrected image can be used to output control signals to cause actions to be issued to a user of the system such as a driver of a vehicle. For one embodiment, the corrected tiles are generated one at a time, and corrected sub-tiles for each corrected tile are also generated one at a time based upon individual source data blocks determined by a pre-determined sub-tile configuration. Efficient memory use and data transfers are provided.Type: ApplicationFiled: July 31, 2019Publication date: February 4, 2021Inventors: Sharath Subramanya Naidu, Michael Andreas Staudenmaier, Chanpreet Singh, Rahul Jain
-
Patent number: 10909668Abstract: Embodiments are disclosed that apply adaptive sub-tiles to captured images for distortion correction in vision-based assistance systems and methods. A captured image is processed to generate corrected tiles, and selected numbers of sub-tiles are used to generate each of the corrected tiles depending upon the pixel densities for regions of the captured image. The corrected sub-tiles are combined to form corrected tiles, and corrected tiles are combined for form a corrected image. The corrected image can be used to output control signals to cause actions to be issued to a user of the system such as a driver of a vehicle. For one embodiment, the corrected tiles are generated one at a time, and corrected sub-tiles for each corrected tile are also generated one at a time based upon individual source data blocks determined by a pre-determined sub-tile configuration. Efficient memory use and data transfers are provided.Type: GrantFiled: July 31, 2019Date of Patent: February 2, 2021Assignee: NXP USA, Inc.Inventors: Sharath Subramanya Naidu, Michael Andreas Staudenmaier, Chanpreet Singh, Rahul Jain
-
Patent number: 10902365Abstract: Methods, systems and computer program products for identifying recurring series from transactional data are disclosed. An analytic server receives transactional data. The server reduces the transactional data to one or more series of transactions. The analytic server identifies one or more features in each series of transactions. The analytic server determines a respective recurrence score for each series of transactions based on training data. The recurrence score measures a likelihood that the series of transactions is a recurring series, in which transactions recur. The analytic server determines whether each series of transactions is a recurring series based on the respective recurrence score and a threshold. The analytic server predicts a future transaction based on the recurring series of transactions.Type: GrantFiled: July 11, 2017Date of Patent: January 26, 2021Assignee: Yodlee, Inc.Inventors: Chanpreet Singh, Harini Padmanabhan, Vinay Nagaraj, Prasad Vunnam
-
Patent number: 10283083Abstract: A layer selection module for a graphics display component, and method therefor. The layer selection module is arranged to identify a set M of active layers to be blended for a pixel, configure a display controller to generate composite pixel data for the pixel based on a subset N of up to n layers from the set M, determine whether a number m of active layers in the set M exceeds n, and output an indication of which active layers within the set M were excluded from the subset N, if it is determined that the number m of layers in the set M exceeds n.Type: GrantFiled: May 9, 2017Date of Patent: May 7, 2019Assignee: NXP USA, Inc.Inventors: Michael Andreas Staudenmaier, Kshitij Bajaj, Chanpreet Singh, Vincent Aubineau
-
Patent number: 10026151Abstract: A script-driven head-up display controller comprising an image warping unit and an image projection unit wherein the image warping unit is coupled to the image projection unit and is adapted to: receive a line-based warping descriptor comprising first information associated with a distortion caused by a non-flat display; and, in response to the reception of the line-based warping descriptor, the image warping unit is further adapted to, based on the line-based warping descriptor: fetch one or more lines of the source image; and, output to the image projection unit at least one output line of the output image associated with an electronic image warping of one or more pixels of the one or more input lines, and wherein the line-based warping descriptor further comprises second information associated with buffer management instructions calculated off-line.Type: GrantFiled: September 27, 2013Date of Patent: July 17, 2018Assignee: NXP USA, Inc.Inventors: Michael Andreas Staudenmaier, Kshitij Bajaj, Chanpreet Singh
-
Publication number: 20180181895Abstract: Methods, systems and computer program products for identifying recurring series from transactional data are disclosed. An analytic server receives transactional data. The server reduces the transactional data to one or more series of transactions. The analytic server identifies one or more features in each series of transactions. The analytic server determines a respective recurrence score for each series of transactions based on training data. The recurrence score measures a likelihood that the series of transactions is a recurring series, in which transactions recur. The analytic server determines whether each series of transactions is a recurring series based on the respective recurrence score and a threshold. The analytic server predicts a future transaction based on the recurring series of transactions.Type: ApplicationFiled: July 11, 2017Publication date: June 28, 2018Applicant: Yodlee, Inc.Inventors: Chanpreet Singh, Harini Padmanabhan, Vinay Nagaraj, Prasad Vunnam
-
Publication number: 20180018936Abstract: A layer selection module for a graphics display component, and method therefor. The layer selection module is arranged to identify a set M of active layers to be blended for a pixel, configure a display controller to generate composite pixel data for the pixel based on a subset N of up to n layers from the set M, determine whether a number m of active layers in the set M exceeds n, and output an indication of which active layers within the set M were excluded from the subset N, if it is determined that the number m of layers in the set M exceeds n.Type: ApplicationFiled: May 9, 2017Publication date: January 18, 2018Inventors: Michael Andreas Staudenmaier, Kshitij Bajaj, Chanpreet Singh, Vincent Aubineau
-
Patent number: 9811932Abstract: The present application relates to a display controller and display system and a method of operating thereof. At a filtering stage display image data are generated on the basis of received pixel-mapped image data. The filtering operation accepts a plurality of pixels out of the received image data as input values to generate a pixel of the display image data as output value. It is further determined whether the plurality of pixels being the input values to the filtering operation are marked. If all pixels thereof are marked, the output pixel being the output value is marked. The marked pixels in the display image data are validated on the basis reference data.Type: GrantFiled: April 17, 2015Date of Patent: November 7, 2017Assignee: NXP USA, INC.Inventors: Michael Andreas Staudenmaier, Kshitij Bajaj, Chanpreet Singh
-
Patent number: 9710415Abstract: An asynchronous data transfer system includes a bus interface unit (BIU), a FIFO write logic module, a write pointer synchronizer, a write pointer validator, a FIFO read logic module, and an asynchronous FIFO buffer. The FIFO buffer receives a variable size data from the BIU and stores the variable size data at a write address. The FIFO write logic module generates a write pointer by encoding the write address using a Johnson code. The FIFO read logic module receives a synchronized write pointer at the asynchronous clock domain and generates a read address signal when the synchronized write pointer is a valid Johnson code format. The FIFO buffer transfers the variable size data to a processor based on the read address signal.Type: GrantFiled: November 3, 2014Date of Patent: July 18, 2017Assignee: NXP USA, INC.Inventors: Chanpreet Singh, Kshitij Bajaj, Abhineet Kumar Bhojak, Anisha Ladsaria, Tejbal Prasad
-
Patent number: 9484004Abstract: A display controller includes first and second arbitrating units, a pixel data calculating unit, a latency measurement unit, and a clock divider. The first and second arbitrating units fetch first and second pixel data corresponding to at least one pixel from an external memory via a system bus. The pixel data calculating unit determines a size of the first and second pixel data. The latency measuring unit generates a first data rate value that is indicative of a latency of the system bus based on the size of the first and second pixel data. The clock divider receives a first clock signal modulation value corresponding to the first data rate value and alters a modulation of a reference clock signal. The graphics blending unit receives the first and second pixel data and provides blended pixel data to a display panel based on a modulated clock signal.Type: GrantFiled: February 17, 2015Date of Patent: November 1, 2016Assignee: FREESCALE SEMIOCNDUCTOR, INC.Inventors: Chanpreet Singh, Kshitij Bajaj, Nakul Grover, Michael A. Staudenmaier
-
Publication number: 20160307346Abstract: The present application relates to a display controller and display system and a method of operating thereof. At a filtering stage display image data are generated on the basis of received pixel-mapped image data. The filtering operation accepts a plurality of pixels out of the received image data as input values to generate a pixel of the display image data as output value. It is further determined whether the plurality of pixels being the input values to the filtering operation are marked. If all pixels thereof are marked, the output pixel being the output value is marked. The marked pixels in the display image data are validated on the basis reference data.Type: ApplicationFiled: April 17, 2015Publication date: October 20, 2016Inventors: MICHAEL ANDREAS STAUDENMAIER, KSHITIJ BAJAJ, CHANPREET SINGH
-
Publication number: 20160247255Abstract: A script-driven head-up display controller comprising an image warping unit and an image projection unit wherein the image warping unit is coupled to the image projection unit and is adapted to: receive a line-based warping descriptor comprising first information associated with a distortion caused by a non-flat display; and, in response to the reception of the line-based warping descriptor, the image warping unit is further adapted to, based on the line-based warping descriptor: fetch one or more lines of the source image; and, output to the image projection unit at least one output line of the output image associated with an electronic image warping of one or more pixels of the one or more input lines, and wherein the line-based warping descriptor further comprises second information associated with buffer management instructions calculated off-line.Type: ApplicationFiled: September 27, 2013Publication date: August 25, 2016Inventors: Michael Andreas STAUDENMAIER, Kshitij BAJAJ, Chanpreet SINGH
-
Publication number: 20160240172Abstract: A display controller includes first and second arbitrating units, a pixel data calculating unit, a latency measurement unit, and a clock divider. The first and second arbitrating units fetch first and second pixel data corresponding to at least one pixel from an external memory via a system bus. The pixel data calculating unit determines a size of the first and second pixel data. The latency measuring unit generates a first data rate value that is indicative of a latency of the system bus based on the size of the first and second pixel data. The clock divider receives a first clock signal modulation value corresponding to the first data rate value and alters a modulation of a reference clock signal. The graphics blending unit receives the first and second pixel data and provides blended pixel data to a display panel based on a modulated clock signal.Type: ApplicationFiled: February 17, 2015Publication date: August 18, 2016Inventors: CHANPREET SINGH, Kshitij Bajaj, Nakul Grover, Michael A. Staudenmaier
-
Publication number: 20160124889Abstract: An asynchronous data transfer system includes a bus interface unit (BIU), a FIFO write logic module, a write pointer synchronizer, a write pointer validator, a FIFO read logic module, and an asynchronous FIFO buffer. The FIFO buffer receives a variable size data from the BIU and stores the variable size data at a write address. The FIFO write logic module generates a write pointer by encoding the write address using a Johnson code. The FIFO read logic module receives a synchronized write pointer at the asynchronous clock domain and generates a read address signal when the synchronized write pointer is a valid Johnson code format. The FIFO buffer transfers the variable size data to a processor based on the read address signal.Type: ApplicationFiled: November 3, 2014Publication date: May 5, 2016Inventors: Chanpreet Singh, Kshitij Bajaj, Abhineet Kumar Bhojak, Anisha Ladsaria, Tejbal Prasad
-
Publication number: 20150235633Abstract: A multi-layer display system for displaying images including a compressed image, in multiple planes, in a single frame, includes a compressed image decoder for decoding the compressed image, multiple arbiters for reading the decoded image data, and a decoder arbitration and semaphore control unit for splitting the compressed image into segments, assigning the segments to ones of the multiple planes, and allowing at least one arbiter to access the compressed image decoder to read the decoded data of the segment assigned to a plane mapped with the arbiter when the segment is being decoded.Type: ApplicationFiled: February 20, 2014Publication date: August 20, 2015Inventors: Chanpreet Singh, Kshitij Bajaj, Michael A. Staudenmaier