Patents by Inventor Chao-An Jong
Chao-An Jong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11955527Abstract: A method includes forming a first sacrificial layer over a substrate, and forming a sandwich structure over the first sacrificial layer. The sandwich structure includes a first isolation layer, a two-dimensional material over the first isolation layer, and a second isolation layer over the two-dimensional material. The method further includes forming a second sacrificial layer over the sandwich structure, forming a first source/drain region and a second source/drain region on opposing ends of, and contacting sidewalls of, the two-dimensional material, removing the first sacrificial layer and the second sacrificial layer to generate spaces, and forming a gate stack filling the spaces.Type: GrantFiled: June 18, 2021Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chao-Ching Cheng, Yi-Tse Hung, Hung-Li Chiang, Tzu-Chiang Chen, Lain-Jong Li, Jin Cai
-
Patent number: 11956968Abstract: Provided are a memory device and a method of forming the same. The memory device includes a first tier on a substrate and a second tier on the first tier. The first tier includes a first layer stack; a first gate electrode penetrating through the first layer stack; a first channel layer between the first layer stack and the first gate electrode; and a first ferroelectric layer between the first channel layer and the first gate electrode. The second tier includes a second layer stack; a second gate electrode penetrating through the second layer stack; a second channel layer between the second layer stack and the second gate electrode; and a second ferroelectric layer between the second channel layer and the second gate electrode.Type: GrantFiled: August 10, 2022Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chao-I Wu, Yu-Ming Lin, Sai-Hooi Yeong, Han-Jong Chia
-
Publication number: 20240105515Abstract: A method includes forming a first low-dimensional layer over an isolation layer, forming a first insulator over the first low-dimensional layer, forming a second low-dimensional layer over the first insulator, forming a second insulator over the second low-dimensional layer, and patterning the first low-dimensional layer, the first insulator, the second low-dimensional layer, and the second insulator into a protruding fin. Remaining portions of the first low-dimensional layer, the first insulator, the second low-dimensional layer, and the second insulator form a first low-dimensional strip, a first insulator strip, a second low-dimensional strip, and a second insulator strip, respectively. A transistor is then formed based on the protruding fin.Type: ApplicationFiled: November 28, 2023Publication date: March 28, 2024Inventors: Chao-Ching Cheng, Tzu-Ang Chao, Chun-Chieh Lu, Hung-Li Chiang, Tzu-Chiang Chen, Lain-Jong Li
-
Publication number: 20240074204Abstract: A three-dimensional memory device including first and second stacking structures and first and second conductive pillars is provided. The first stacking structure includes first stacking layers stacked along a vertical direction. Each first stacking layer includes a first gate layer, a first channel layer, and a first ferroelectric layer between the first gate and channel layers. The second stacking structure is laterally spaced from the first stacking structure and includes second stacking layers stacked along the vertical direction. Each second stacking layer includes a second gate layer, a second channel layer, and a second ferroelectric layer is between the second gate and channel layers. The first and second gate layers are disposed between the first and second ferroelectric layers, and the first and second conductive pillars extend along the vertical direction in contact respectively with the first and second channel layers.Type: ApplicationFiled: November 3, 2023Publication date: February 29, 2024Inventors: Chao-I Wu, Sai-Hooi Yeong, Yu-Ming Lin, Han-Jong Chia
-
Publication number: 20240011079Abstract: The present invention relates to a nucleic acid detection chip, the method and detection equipment using the same. The test sample injects into the first injection hole on the slip plate into the groove on the substrate through the first guide hole. The test sample is heated to the first temperature and then cooled down. Displacing the top plate to align the second injection hole and the hole of the substrate. Injecting the light conversion material into the hole of the substrate to generate a detection sample. Displacing the plate again to move the detection sample to the substrate's top of the detection hole. Exposing the detection sample with the first light to generate the second light by the light conversion material in the detection sample. By absorbing the second light to generate a current that is closely dependent on the concentration of light conversion material in the detection sample.Type: ApplicationFiled: September 16, 2022Publication date: January 11, 2024Inventors: CHAO-AN JONG, WANWIPA SIRIWATWECHAKUL, SHU-HAN HSU, YU-FENG CHENG, PAIBOON SREEARUNOTHAI, THILINA RAJEENDRE KATUGAMPALAGE
-
Patent number: 9601587Abstract: A semiconductor device includes a gate stack overlying a substrate. The semiconductor device further includes a spacer on sidewalls of the gate stack, where a top surface of the spacer is above a top surface of the gate stack. Additionally, the semiconductor device includes a protection layer overlying the gate stack and filling at least a portion of a space surrounded by the spacer above the top surface of the gate stack. Furthermore, the semiconductor device includes a contact hole over the spacer, where the contact hole extends over the gate stack, and where a sidewall of the contact hole has a step-wise shape.Type: GrantFiled: January 23, 2015Date of Patent: March 21, 2017Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Sey-Ping Sun, Tsung-Lin Lee, Chin-Hsiang Lin, Chih-Hao Chang, Chen-Nan Yeh, Chao-An Jong
-
Publication number: 20170012484Abstract: A stator structure for an electric motor unit, includes a main body; an insulated member mounted on the main body; a plastic body disposed on the insulated member; a copper circuit path disposed on the plastic body; a plurality of first and second windings, each being wound on the main body, consisting of a metal wire and a coated sheath enclosing the metal wire and includes first and second leading ends extending through the insulated member so as to be soldered on the copper circuit path; and several power conducting wires, each having a distal section soldered with the corresponding second leading end of a respective one of the second windings.Type: ApplicationFiled: November 2, 2015Publication date: January 12, 2017Applicant: JENN FENG NEW ENERGY CO., LTD.Inventor: Cheng Chao JONG
-
Publication number: 20150129990Abstract: A semiconductor device includes a gate stack overlying a substrate. The semiconductor device further includes a spacer on sidewalls of the gate stack, where a top surface of the spacer is above a top surface of the gate stack. Additionally, the semiconductor device includes a protection layer overlying the gate stack and filling at least a portion of a space surrounded by the spacer above the top surface of the gate stack. Furthermore, the semiconductor device includes a contact hole over the spacer, where the contact hole extends over the gate stack, and where a sidewall of the contact hole has a step-wise shape.Type: ApplicationFiled: January 23, 2015Publication date: May 14, 2015Inventors: Sey-Ping SUN, Tsung-Lin LEE, Chin-Hsiang LIN, Chih-Hao CHANG, Chen-Nan YEH, Chao-An JONG
-
Patent number: 8946828Abstract: A semiconductor device includes a semiconductor substrate; a gate stack overlying the substrate, a spacer formed on sidewalls of the gate stack, and a protection layer overlying the gate stack for filling at least a portion of a space surrounded by the spacer and the top surface of the gate stack. A top surface of the spacer is higher than a top surface of the gate stack.Type: GrantFiled: February 9, 2010Date of Patent: February 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sey-Ping Sun, Tsung-Lin Lee, Chin-Hsiang Lin, Chih-Hao Chang, Chen-Nan Yeh, Chao-An Jong
-
Publication number: 20140073128Abstract: A method for manufacturing metal lines in a semiconductor device is provided. The method includes steps of: providing a substrate; forming a first barrier layer on the substrate; forming a sacrificial layer on the first barrier layer; forming an opening penetrating through the sacrificial layer to expose a portion of the first barrier layer; depositing a metal material on the exposed first barrier layer to form a metal line in the opening; removing the sacrificial layer and forming a second barrier layer over the resulting structure; etching the second barrier layer and the first barrier layer while remaining a barrier spacer on a sidewall of the metal line; and forming an insulating layer on the substrate and the barrier spacer. A semiconductor device having the metal lines produced by the method is also provided.Type: ApplicationFiled: November 14, 2013Publication date: March 13, 2014Applicant: National Applied Research LaboratoriesInventor: Chao-An JONG
-
Publication number: 20140008799Abstract: A metal line fabricating method includes the following steps. Firstly, a substrate is provided. Then, a first barrier layer is formed over the substrate. A first dielectric layer is formed over the first barrier layer. An opening is formed in the first dielectric layer, wherein the opening runs through the first dielectric layer, so that the first barrier layer is exposed to the opening. A metal deposition process is performed to form a metal line over the exposed first barrier layer at a bottom of the opening. The first dielectric layer and the first barrier layer underlying the first dielectric layer are removed, but the metal line and the first barrier layer underlying the metal line are remained. Afterwards, a second dielectric layer is formed over the substrate which is provided with the metal line and the first barrier layer.Type: ApplicationFiled: July 4, 2012Publication date: January 9, 2014Inventors: Chao-An Jong, Fu-Liang Yang
-
Patent number: 8507996Abstract: An integrated circuit structure includes a semiconductor substrate; a gate stack overlying the semiconductor substrate; a gate spacer on a sidewall of the gate stack; a first contact plug having an inner edge contacting a sidewall of the gate spacer, and a top surface level with a top surface of the gate stack; and a second contact plug over and contacting the first contact plug. The second contact plug has a cross-sectional area smaller than a cross-sectional area of the first contact plug.Type: GrantFiled: May 27, 2010Date of Patent: August 13, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sey-Ping Sun, Chih-Hao Chang, Chao-An Jong, Tsung-Lin Lee, Chung-Ju Lee, Chin-Hsiang Lin
-
Patent number: 8410607Abstract: A semiconductor structure includes a transistor over a substrate, the transistor comprising a gate and a contact region, which is adjacent to the gate and within the substrate. A first dielectric layer is over the contact region. A contact structure is within the first dielectric layer and over the contact region. A first electrode and a second electrode are within the first dielectric layer, wherein at least one of the first electrode and the second electrode is over the contact structure. The first electrode and second electrodes may be laterally or vertically separated. A phase change structure is disposed between the first electrode and the second electrode. The phase change structure includes at least one spacer within the first dielectric layer and a phase change material (PCM) layer over the spacer.Type: GrantFiled: June 15, 2007Date of Patent: April 2, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shau-Lin Shue, Chao-An Jong
-
Publication number: 20110292664Abstract: An angle adjusting mechanism for a streetlamp includes a housing connected with a lamp, and an angle positioning board and a lamppost sleeve installed in the housing. The angle positioning board has a first positioning hole and a plurality of second positioning holes. The lamppost sleeve has a first positioning tube and a second positioning tube. Through pre-arranging corresponding angles of the angle positioning board and the lamppost sleeve, the illumination angle of the lamp is capable of being adjusted. Moreover, the lamppost sleeve and the angle positioning board are fastened by screws, so the illumination angle of the lamp and the housing can be rapidly adjusted through loosening or fastening the screws.Type: ApplicationFiled: May 27, 2010Publication date: December 1, 2011Applicant: JENN FENG NEW ENERGY CO., LTD.Inventor: Cheng-Chao Jong
-
Publication number: 20110193144Abstract: A semiconductor device includes a semiconductor substrate; a gate stack overlying the substrate, a spacer formed on sidewalls of the gate stack, and a protection layer overlying the gate stack for filling at least a portion of a space surrounded by the spacer and the top surface of the gate stack. A top surface of the spacer is higher than a top surface of the gate stack.Type: ApplicationFiled: February 9, 2010Publication date: August 11, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Sey-Ping Sun, Tsung-Lin Lee, Chin-Hsiang Lin, Chih-Hao Chang, Chen-Nan Yeh, Chao-An Jong
-
Publication number: 20110110079Abstract: A light guide illumination device is provided. The light guide illumination device includes a light guide shade configured with a spherical shape. The light guide shade includes a light inputting aperture and a light outputting aperture. The light inputting aperture is adapted for receiving a light emitting unit therein. The light emitting unit is adapted for emitting a light therefrom. The light guide shade has an inner spherical surface serving as a light reflecting surface. The light reflecting surface is adapted for reflecting the light for one or more times and outputting the reflected light out from the light outputting aperture. The outputted light is then projected from the light outputting aperture to the ambient space.Type: ApplicationFiled: November 11, 2009Publication date: May 12, 2011Inventor: Cheng-Chao Jong
-
Publication number: 20110110082Abstract: A gain structure for improving a luminance of a road lamp is disclosed. The gain structure includes a plurality of lamps and a plurality of reflecting shades. The lamps are secured to an end surface of a body of the road lamp. The lamps arranged at an outer side are arranged with an oblique angle toward the lamp arranged at a middle side of the lamps, so that the illumination range can be enlarged. Each of the reflecting shades is provided for accommodating a plurality of light emitting units therein for improving the efficiency of each of the light emitting units. In such a way, the present invention is adapted for providing a solution for the problems of the conventional technology, and is further adapted for improving the entire light emitting efficiency and lowering the glare.Type: ApplicationFiled: November 11, 2009Publication date: May 12, 2011Inventor: Cheng-Chao Jong
-
Publication number: 20110068411Abstract: An integrated circuit structure includes a semiconductor substrate; a gate stack overlying the semiconductor substrate; a gate spacer on a sidewall of the gate stack; a first contact plug having an inner edge contacting a sidewall of the gate spacer, and a top surface level with a top surface of the gate stack; and a second contact plug over and contacting the first contact plug. The second contact plug has a cross-sectional area smaller than a cross-sectional area of the first contact plug.Type: ApplicationFiled: May 27, 2010Publication date: March 24, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sey-Ping Sun, Chih-Hao Chang, Chao-An Jong, Tsung-Lin Lee, Chung-Ju Lee, Chin-Hsiang Lin
-
Patent number: 7888719Abstract: A semiconductor structure includes a first conductive layer coupled to a transistor. A first dielectric layer is over the first conductive layer. A second conductive layer is within the first dielectric layer, contacting a portion of a top surface of the first conductive layer. The second conductive layer includes a cap portion extending above a top surface of the first dielectric layer. A first dielectric spacer is between the first dielectric layer and the second conductive layer. A phase change material layer is above a top surface of the second conductive layer. A third conductive layer is over the phase change material layer. A second dielectric layer is over the first dielectric layer. A second dielectric spacer is on a sidewall of the cap portion, wherein a thermal conductivity of the second dielectric spacer is less than that of the first dielectric layer or that of the second dielectric layer.Type: GrantFiled: May 23, 2007Date of Patent: February 15, 2011Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shau-Lin Shue, Chao-An Jong
-
Patent number: D621993Type: GrantFiled: September 25, 2009Date of Patent: August 17, 2010Assignee: Jenn Feng New Energy Co., Ltd.Inventor: Cheng-Chao Jong