Patents by Inventor Chao Hsiung
Chao Hsiung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12021089Abstract: A thin film transistor substrate includes a substrate, a first conductive element and a semiconductor. The first conductive element is disposed on the substrate and includes a trace portion extending along a first direction and a protrusive portion extending from the trace portion. The semiconductor is disposed on the substrate. The trace portion has a first edge and a second edge opposite to the first edge, and the protrusive portion has at least one curved edge connecting with the second edge. In a top view, a virtual extending line disposes between the trace portion and the protrusive portion, the virtual extending line overlaps the second edge. At least a part of the semiconductor extends beyond the virtual extending line along a second direction vertical to the first direction.Type: GrantFiled: April 19, 2023Date of Patent: June 25, 2024Assignee: INNOLUX CORPORATIONInventors: Cheng-Hsiung Chen, Pei-Chieh Chen, Chao-Hsiang Wang, Yi-Ching Chen
-
Publication number: 20240178303Abstract: The present disclosure provides one embodiment of a semiconductor structure. The semiconductor structure includes a semiconductor substrate having a first region and a second region; a first semiconductor mesa formed on the semiconductor substrate within the first region; a second semiconductor mesa formed on the semiconductor substrate within the second region; and a field effect transistor (FET) formed on the semiconductor substrate. The FET includes a first doped feature of a first conductivity type formed in a top portion of the first semiconductor mesa; a second doped feature of a second conductivity type formed in a bottom portion of the first semiconductor mesa, the second semiconductor mesa, and a portion of the semiconductor substrate between the first and second semiconductor mesas; a channel in a middle portion of the first semiconductor mesa and interposed between the source and drain; and a gate formed on sidewall of the first semiconductor mesa.Type: ApplicationFiled: February 5, 2024Publication date: May 30, 2024Inventors: Harry-Hak-Lay Chuang, Yi-Ren Chen, Chi-Wen Liu, Chao-Hsiung Wang, Ming Zhu
-
Publication number: 20240145898Abstract: An electronic device including a metal casing and at least one antenna module is provided. The metal casing includes at least one window. The at least one antenna module is disposed in the at least one window. The at least one antenna module includes a first radiator and a second radiator. The first radiator includes a feeding end, a first ground end joined to the metal casing, a second ground end, a first portion extending from the feeding end to the first ground end, and a second portion extending from the feeding end to the second ground end. A first coupling gap is between the second radiator and the first portion. A second coupling gap is between at least part of the second radiator and the metal casing, and the second radiator includes a third ground end joined to the metal casing.Type: ApplicationFiled: September 8, 2023Publication date: May 2, 2024Applicant: PEGATRON CORPORATIONInventors: Chien-Yi Wu, Chao-Hsu Wu, Sheng-Chin Hsu, Chih-Wei Liao, Hau Yuen Tan, Cheng-Hsiung Wu, Shih-Keng Huang
-
Patent number: 11955707Abstract: An antenna module includes first to third radiators and a ground radiator. The first radiator includes first and second sections and excites at a first frequency band. An extension direction of the first section, including a feeding end, is not parallel to an extension direction of the second section. The second radiator includes third and fourth sections. The third section extends from an intersection of the first and second sections. The third section excites at a second frequency band. The third radiator is disposed beside the first radiator and away from the second radiator. The ground radiator is disposed on one side of the first, second, and third radiators, and includes a ground end. The fourth section of the second radiator is connected to the third section and the ground radiator. The third radiator is connected to the ground end.Type: GrantFiled: April 19, 2022Date of Patent: April 9, 2024Assignee: PEGATRON CORPORATIONInventors: Chao-Hsu Wu, Hau Yuen Tan, Chien-Yi Wu, Shih-Keng Huang, Cheng-Hsiung Wu, Ching-Hsiang Ko
-
Patent number: 11933809Abstract: The present application discloses an inertial sensor comprising a proof mass, an anchor, a flexible member and several sensing electrodes. The anchor is positioned on one side of the sensing, mass block in a first axis. The flexible member is connected to the anchor point and extends along the first axis towards the proof mass to connect the proof mass, in which the several sensing electrodes are provided. In this way, the present application can effectively solve the problems of high difficulty in the production and assembly of inertial sensors and poor product reliability thereof.Type: GrantFiled: April 6, 2022Date of Patent: March 19, 2024Assignee: SENSORTEK TECHNOLOGY CORP.Inventors: Shih-Wei Lee, Chia-Hao Lin, Shih-Hsiung Tseng, Kuan-Ju Tseng, Chao-Shiun Wang
-
Patent number: 11894448Abstract: The present disclosure provides one embodiment of a semiconductor structure. The semiconductor structure includes a semiconductor substrate having a first region and a second region; a first semiconductor mesa formed on the semiconductor substrate within the first region; a second semiconductor mesa formed on the semiconductor substrate within the second region; and a field effect transistor (FET) formed on the semiconductor substrate. The FET includes a first doped feature of a first conductivity type formed in a top portion of the first semiconductor mesa; a second doped feature of a second conductivity type formed in a bottom portion of the first semiconductor mesa, the second semiconductor mesa, and a portion of the semiconductor substrate between the first and second semiconductor mesas; a channel in a middle portion of the first semiconductor mesa and interposed between the source and drain; and a gate formed on sidewall of the first semiconductor mesa.Type: GrantFiled: August 19, 2021Date of Patent: February 6, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Harry-Hak-Lay Chuang, Yi-Ren Chen, Chi-Wen Liu, Chao-Hsiung Wang, Ming Zhu
-
Publication number: 20230412804Abstract: An encoding, a decoding method, a system for encoding and decoding, an encoder, and a decoder are provided. The encoding method includes the following. In a palette mode, if colors of pixels of a coding unit block are all represented by one or more major colors of the coding unit block, a flag is set as a first state value, and if the color of at least one pixel of the coding unit block is not represented by the one or more major colors of the coding unit block, the flag is set as a second state value. The encoding method further includes establishing a palette table corresponding to the coding unit block according to a state value of the flag and the one or more major colors.Type: ApplicationFiled: September 4, 2023Publication date: December 21, 2023Applicant: Industrial Technology Research InstituteInventors: Yao-Jen Chang, Chun-Lung Lin, Ching-Chieh Lin, Jih-Sheng Tu, Chao-Hsiung Hung
-
Publication number: 20230412805Abstract: An encoding, a decoding method, a system for encoding and decoding, an encoder, and a decoder are provided. The encoding method includes the following. In a palette mode, if colors of pixels of a coding unit block are all represented by one or more major colors of the coding unit block, a flag is set as a first state value, and if the color of at least one pixel of the coding unit block is not represented by the one or more major colors of the coding unit block, the flag is set as a second state value. The encoding method further includes establishing a palette table corresponding to the coding unit block according to a state value of the flag and the one or more major colors.Type: ApplicationFiled: September 4, 2023Publication date: December 21, 2023Applicant: Industrial Technology Research InstituteInventors: Yao-Jen Chang, Chun-Lung Lin, Ching-Chieh Lin, Jih-Sheng Tu, Chao-Hsiung Hung
-
Patent number: 11839452Abstract: A non-contact blood pressure measurement system and a non-contact blood pressure value calculation method thereof are disclosed. The non-contact blood pressure measurement system includes a measurement module, a signal processing module, and a calculation module. The measurement module measures a physiological signal of a subject being tested in a non-contact manner. The signal processing module is used to obtain a forward pressure wave and a backward pressure wave according to the physiological signal of the subject being tested. The calculation module is used to find out a reflected pulse transit time between the forward pressure wave and the backward pressure wave so as to substitute the reflected pulse transit time and a plurality of correction parameters into a blood pressure algorithm formula to calculate an estimated diastolic blood pressure and an estimated systolic blood pressure of the subject being tested.Type: GrantFiled: May 20, 2021Date of Patent: December 12, 2023Assignee: NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Chao-Hsiung Tseng, Tzu-Jung Tseng
-
Patent number: 11837646Abstract: A device includes a substrate including a low-resistance top surface and a fin structure including a first fin and a second fin. Each of the first and second fins includes a low-resistance fin-top surface and two low-resistance sidewall surfaces. The device includes an insulation material over the top surface of the substrate and between the first fin and the second fin. The fin-top surface and a first portion of the sidewall surfaces of each of the first and the second fins are above the insulation material. The device further includes a dielectric layer over the insulation material and in direct contact with the fin-top surface and the first portion of the sidewall surfaces of each of the first and the second fins; a first electrode in direct contact with the fin-top surface of the first fin; and a second electrode over the dielectric layer that is over the second fin.Type: GrantFiled: July 22, 2021Date of Patent: December 5, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chi-Wen Liu, Chao-Hsiung Wang
-
Publication number: 20230387248Abstract: A device includes a substrate including a low-resistance top surface and a fin structure including a first fin and a second fin. Each of the first and second fins includes a low-resistance fin-top surface and two low-resistance sidewall surfaces. The device includes an insulation material over the top surface of the substrate and between the first fin and the second fin. The fin-top surface and a first portion of the sidewall surfaces of each of the first and the second fins are above the insulation material. The device further includes a dielectric layer over the insulation material and in direct contact with the fin-top surface and the first portion of the sidewall surfaces of each of the first and the second fins; a first electrode in direct contact with the fin-top surface of the first fin; and a second electrode over the dielectric layer that is over the second fin.Type: ApplicationFiled: August 7, 2023Publication date: November 30, 2023Inventors: Chi-Wen LIU, Chao-Hsiung WANG
-
Publication number: 20230363656Abstract: A blood pressure measuring method includes the following steps: obtaining a plurality of infrared physiological signals from a wrist radial artery of a user by a physiology signal sensor; processing the plurality of infrared physiological signals for obtaining a plurality of single pulse signals by a signal processing mechanism; performing Fourier expansion on each of the plurality of single pulse signals for extracting a characteristic of each of the plurality of single pulse signals; and inputting the characteristic of each of the plurality of single pulse signals to a blood pressure measuring model established by a convolutional neural network for obtaining a systolic blood pressure and a diastolic blood pressure according to the plurality of infrared single pulse signals.Type: ApplicationFiled: December 23, 2022Publication date: November 16, 2023Inventors: CHAO-HSIUNG TSENG, SHI-WEI WU
-
Publication number: 20230327606Abstract: A physiological signal detection system is disclosed. The physiological signal detection system includes a measurement module, a signal processing module, and a microcontroller. The measurement module measures a subject in a non-contact manner to obtain a frequency modulation signal. The signal processing module is electrically connected to the measurement module, and the signal processing module includes a Mohr discriminator, which is used to demodulate the frequency modulation signal to obtain a physiological signal. The microcontroller is electrically connected to the signal processing module for converting and obtaining a digital physiological signal.Type: ApplicationFiled: November 10, 2022Publication date: October 12, 2023Inventors: CHAO-HSIUNG TSENG, YEN-TING LEE
-
Patent number: 11785215Abstract: An encoding, a decoding method, a system for encoding and decoding, an encoder, and a decoder are provided. The encoding method includes the following. In a palette mode, if colors of pixels of a coding unit block are all represented by one or more major colors of the coding unit block, a flag is set as a first state value, and if the color of at least one pixel of the coding unit block is not represented by the one or more major colors of the coding unit block, the flag is set as a second state value. The encoding method further includes establishing a palette table corresponding to the coding unit block according to a state value of the flag and the one or more major colors.Type: GrantFiled: February 4, 2021Date of Patent: October 10, 2023Assignee: Industrial Technology Research InstituteInventors: Yao-Jen Chang, Chun-Lung Lin, Ching-Chieh Lin, Jih-Sheng Tu, Chao-Hsiung Hung
-
Patent number: 11735618Abstract: A back side illumination (BSI) image sensor with a dielectric grid opening having a planar lower surface is provided. A pixel sensor is arranged within a semiconductor substrate. A metallic grid is arranged over the pixel sensor and defines a sidewall of a metallic grid opening. A dielectric grid is arranged over the metallic grid and defines a sidewall of the dielectric grid opening. A capping layer is arranged over the metallic grid, and defines the planar lower surface of the dielectric grid opening.Type: GrantFiled: August 13, 2021Date of Patent: August 22, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yun-Wei Cheng, Horng-Huei Tseng, Chao-Hsiung Wang, Chun-Hao Chou, Tsung-Han Tsai, Kuo-Cheng Lee, Tzu-Hsuan Hsu, Yung-Lung Hsu
-
Publication number: 20230117569Abstract: A method for measuring a physiological signal includes following steps: detecting a first physiological signal of a target; receiving the first physiological signal to generate a first signal and a second signal by a radar sensor; selecting one of the first signal and the second signal to generate a plurality of original signals, which a phase difference is formed between the first signal and the second signal; and capturing a respiration signal and a heartbeat signal according to the plurality of original signals.Type: ApplicationFiled: June 20, 2022Publication date: April 20, 2023Inventors: Shu-Hua CHANG, Wei-Mei CHEN, Chao-Hsiung TSENG, Ching-Huan LIN, Yi-Hsiang LAI, Chuang-Yueh LIN, Chun-I WU, Yi-Chen HSIEH
-
Patent number: 11627327Abstract: An example device for decoding video data includes a memory for storing the video data and one or more processors implemented in circuitry and communicatively coupled to the memory. The one or more processors are configured to determine whether a first coding unit (CU) is a skip mode CU, and based on the first CU not being a skip mode CU, determine whether the first CU is encoded using one of an intra mode or a palette mode. The one or more processors are also configured to determine whether the first CU is encoded using the palette mode based on the first CU being encoded using one of the intra mode or the palette mode. The one or more processors are also configured to decode the first CU based on the determination of whether the first CU is encoded using the palette mode.Type: GrantFiled: August 3, 2020Date of Patent: April 11, 2023Assignee: QUALCOMM INCORPORATEDInventors: Yung-Hsuan Chao, Chao-Hsiung Hung, Wei-Jung Chien, Marta Karczewicz
-
Publication number: 20220309810Abstract: A method and apparatus for morphological analysis of neural cells may include receiving an immunohistochemistry (IHC) image of one or more neural cells; detecting the one or more neural cells in the IHC image using a first neural network, wherein the detecting includes identifying boundaries of the one or more neural cells; generating a segmentation cell mask using a second neural network based on the identified boundaries of the one or more neural cells; and classifying the one or more neural cells based on the generated segmentation cell mask using a trained classification model.Type: ApplicationFiled: March 28, 2022Publication date: September 29, 2022Applicant: HOWARD UNIVERSITYInventors: Tsang-Wei TU, Yi-YU HSU, Chao-Hsiung HSU, Artur AGARONYAN, Paul C. WANG
-
Publication number: 20220310593Abstract: Systems and methods are provided for fabricating semiconductor device structures on a substrate. A first fin structure is formed on a substrate. A second fin structure is formed on the substrate. A first semiconductor material is formed on both the first fin structure and the second fin structure. A second semiconductor material is formed on the first semiconductor material on both the first fin structure and the second fin structure. The first semiconductor material on the first fin structure is oxidized to form a first oxide. The second semiconductor material on the first fin structure is removed. A first dielectric material and a first electrode are formed on the first fin structure. A second dielectric material and a second electrode are formed on the second fin structure.Type: ApplicationFiled: June 13, 2022Publication date: September 29, 2022Inventors: Chi-Wen LIU, Chao-Hsiung WANG
-
Patent number: 11439355Abstract: A physiological signal sensor, comprising a self-oscillating complementary split-ring resonator (SO-CSRR), a demodulator and a microcontroller (MCU). The SO-CSRR detects a physiological signal and outputs a modulated signal, the demodulator receives the modulated signal and outputs a pulse physiological signal, the baseband amplifier receives the pulse physiological signal and outputs an amplified pulse physiological signal, and the MCU receives the amplified pulse physiological signal and outputs a digital signal.Type: GrantFiled: April 17, 2020Date of Patent: September 13, 2022Assignee: NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Chao-Hsiung Tseng, Cheng-Zhou Wu