Patents by Inventor Chao-Yuan Liu
Chao-Yuan Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11982866Abstract: An optical element driving mechanism is provided and includes a fixed assembly, a movable assembly, a driving assembly and a stopping assembly. The fixed assembly has a main axis. The movable assembly is configured to connect an optical element, and the movable assembly is movable relative to the fixed assembly. The driving assembly is configured to drive the movable assembly to move relative to the fixed assembly. The stopping assembly is configured to limit the movement of the movable assembly relative to the fixed assembly within a range of motion.Type: GrantFiled: December 15, 2022Date of Patent: May 14, 2024Assignee: TDK TAIWAN CORP.Inventors: Chao-Chang Hu, Liang-Ting Ho, Chen-Er Hsu, Yi-Liang Chan, Fu-Lai Tseng, Fu-Yuan Wu, Chen-Chi Kuo, Ying-Jen Wang, Wei-Han Hsia, Yi-Hsin Tseng, Wen-Chang Lin, Chun-Chia Liao, Shou-Jen Liu, Chao-Chun Chang, Yi-Chieh Lin, Shang-Yu Hsu, Yu-Huai Liao, Shih-Wei Hung, Sin-Hong Lin, Kun-Shih Lin, Yu-Cheng Lin, Wen-Yen Huang, Wei-Jhe Shen, Chih-Shiang Wu, Sin-Jhong Song, Che-Hsiang Chiu, Sheng-Chang Lin
-
Patent number: 11928824Abstract: An approach is provided in which the approach receives an image that includes multiple image points and constructs a plane in the image based on a first subset of the plurality of image points. The approach identifies a second subset of the image points that belong to the plane and are not part of the first subset of image points, and removes the first subset of image points and the second subset of image points form the image points. The approach annotates the remaining subset of image points in the image.Type: GrantFiled: September 13, 2021Date of Patent: March 12, 2024Assignee: International Business Machines CorporationInventors: Xue Ping Liu, Dan Zhang, Yuan Yuan Ding, Chao Xin, Fan Li, Hong Bing Zhang, Xu Min
-
Publication number: 20240073563Abstract: The present disclosure provides a time delay integration (TDI) sensor using a rolling shutter. The TDI sensor includes multiple pixel columns. Each pixel column includes multiple pixels arranged in an along-track direction, wherein two adjacent pixels or two adjacent pixel groups in every pixel column have a separation space therebetween. The separation space is equal to a pixel height multiplied by a time ratio of a line time difference of the rolling shutter and a frame period, or equal to a summation of at least one pixel height and a multiplication of the pixel height by the time ratio of the line time difference and the frame period. The TDI sensor further records defect pixels of a pixel array such that in integrating pixel data to integrators, the pixel data associated with the defect pixels is not integrated into corresponding integrators.Type: ApplicationFiled: November 7, 2023Publication date: February 29, 2024Inventors: Ren-Chieh LIU, Chao-Chi LEE, Yi-Yuan CHEN, En-Feng HSU
-
Patent number: 10775373Abstract: The present invention provides a method for enhancement of the uniform reaction on the porous materials. Comparing with the conventional Western blotting method, the present invention is successfully demonstrated capability on increasing the immune-detection signal intensity and only needs one order of magnitude less of the processing time by applying two orders of magnitude less dosage usage-amount compared to those operated in the conventional method.Type: GrantFiled: May 23, 2017Date of Patent: September 15, 2020Assignee: NATIONAL TAIWAN UNIVERSITYInventors: An-Bang Wang, Shih-Chung Chang, Chao-Yuan Liu, Yi-Wei Jiang, Yi-Kuang Yen
-
Publication number: 20180156789Abstract: The present invention provides a method for enhancement of the uniform reaction on the porous materials. Comparing with the conventional Western blotting method, the present invention is successfully demonstrated capability on increasing the immune-detection signal intensity and only needs one order of magnitude less of the processing time by applying two orders of magnitude less dosage usage-amount compared to those operated in the conventional method.Type: ApplicationFiled: May 23, 2017Publication date: June 7, 2018Inventors: An-Bang WANG, Shih-Chung CHANG, Chao-Yuan LIU, Yi-Wei JIANG, Yi-Kuang YEN
-
Patent number: 8889488Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a substrate, a semiconductor element, a package body and a conductive part. The substrate has an electrical contact. The semiconductor element is disposed on the substrate. The package body covers the semiconductor element and defines a through hole from which the electrical contact is exposed. Wherein, the package body includes a resin body and a plurality of fiber layers. The fiber layers are disposed in the resin body and define a plurality of fiber apertures which is arranged as an array. The conductive part is electrically connected to the substrate through the through hole.Type: GrantFiled: September 3, 2013Date of Patent: November 18, 2014Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Shin-Hua Chao, Chao-Yuan Liu, Hui-Ying Hsieh, Chih-Ming Chung
-
Publication number: 20140011325Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a substrate, a semiconductor element, a package body and a conductive part. The substrate has an electrical contact. The semiconductor element is disposed on the substrate. The package body covers the semiconductor element and defines a through hole from which the electrical contact is exposed. Wherein, the package body includes a resin body and a plurality of fiber layers. The fiber layers are disposed in the resin body and define a plurality of fiber apertures which is arranged as an array. The conductive part is electrically connected to the substrate through the through hole.Type: ApplicationFiled: September 3, 2013Publication date: January 9, 2014Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Shin-Hua CHAO, Chao-Yuan LIU, Hui-Ying HSIEH, Chih-Ming CHUNG
-
Patent number: 8546950Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a substrate, a semiconductor element, a package body and a conductive part. The substrate has an electrical contact. The semiconductor element is disposed on the substrate. The package body covers the semiconductor element and defines a through hole from which the electrical contact is exposed. Wherein, the package body includes a resin body and a plurality of fiber layers. The fiber layers are disposed in the resin body and define a plurality of fiber apertures which is arranged as an array. The conductive part is electrically connected to the substrate through the through hole.Type: GrantFiled: November 16, 2010Date of Patent: October 1, 2013Assignee: Advanced Semiconductor Engineering Inc.Inventors: Shin-Hua Chao, Chao-Yuan Liu, Hui-Ying Hsieh, Chih-Ming Chung
-
Publication number: 20120032341Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a substrate, a semiconductor element, a package body and a conductive part. The substrate has an electrical contact. The semiconductor element is disposed on the substrate. The package body covers the semiconductor element and defines a through hole from which the electrical contact is exposed. Wherein, the package body includes a resin body and a plurality of fiber layers. The fiber layers are disposed in the resin body and define a plurality of fiber apertures which is arranged as an array. The conductive part is electrically connected to the substrate through the through hole.Type: ApplicationFiled: November 16, 2010Publication date: February 9, 2012Inventors: Shin-Hua CHAO, Chao-Yuan LIU, Hui-Ying HSIEH, Chih-Ming CHUNG
-
Patent number: 8059422Abstract: A manufacturing process for a thermally enhanced package is disclosed. First, a substrate strip including at least a substrate is provided. Next, at least a chip is disposed on an upper surface of the substrate, and the chip is electrically connected to the substrate. Then, a prepreg and a heat dissipating metal layer are provided, and the heat dissipating metal layer is disposed on a first surface of the prepreg and a second surface of the prepreg faces toward the chip. Finally, the prepreg covers the chip by laminating the prepreg and the substrate.Type: GrantFiled: July 31, 2008Date of Patent: November 15, 2011Assignees: Advanced Semiconductor Engineering, Inc., ASE Electronics Inc.Inventors: Ho-Ming Tong, Shin-Hua Chao, Ming-Chiang Lee, Tai-Yuan Huang, Chao-Yuan Liu, Yung-Cheng Huang, Teck-Chong Lee, Jen-Chieh Kao, Jau-Shoung Chen
-
Patent number: 7614888Abstract: A flip chip package process is provided. First, a substrate strip including at least one substrate is provided. Next, at least one chip is disposed on the substrate, and the chip is electrically connected to the substrate. Then, a stencil having at least one opening and an air slot hole is disposed on an upper surface of the substrate strip, an air gap is formed between the stencil and the substrate strip, the air gap connects the opening and the air slot hole, and the chip is located in the opening. Finally, a liquid compound is formed into the opening of the stencil to encapsulate the chip, and a vacuum process is performed through the air slot hole and the air gap, so as to prevent the air inside the opening from being encapsulated by the liquid compound to become voids.Type: GrantFiled: September 24, 2008Date of Patent: November 10, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Ho-Ming Tong, Shin-Hua Chao, Ming-Chiang Lee, Tai-Yuan Huang, Chao-Yuan Liu, Yung-Cheng Huang, Teck-Chong Lee, Jen-Chieh Kao, Jau-Shoung Chen
-
Publication number: 20090087947Abstract: A flip chip package process is provided. First, a substrate strip including at least one substrate is provided. Next, at least one chip is disposed on the substrate, and the chip is electrically connected to the substrate. Then, a stencil having at least one opening and an air slot hole is disposed on an upper surface of the substrate strip, an air gap is formed between the stencil and the substrate strip, the air gap connects the opening and the air slot hole, and the chip is located in the opening. Finally, a liquid compound is formed into the opening of the stencil to encapsulate the chip, and a vacuum process is performed through the air slot hole and the air gap, so as to prevent the air inside the opening from being encapsulated by the liquid compound to become voids.Type: ApplicationFiled: September 24, 2008Publication date: April 2, 2009Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Ho-Ming Tong, Shin-Hua Chao, Ming-Chiang Lee, Tai-Yuan Huang, Chao-Yuan Liu, Yung-Cheng Huang, Teck-Chong Lee, Jen-Chieh Kao, Jau-Shoung Chen
-
Publication number: 20090075027Abstract: A manufacturing process for a thermally enhanced package is disclosed. First, a substrate strip including at least a substrate is provided. Next, at least a chip is disposed on an upper surface of the substrate, and the chip is electrically connected to the substrate. Then, a prepreg and a heat dissipating metal layer are provided, and the heat dissipating metal layer is disposed on a first surface of the prepreg and a second surface of the prepreg faces toward the chip. Finally, the prepreg covers the chip by laminating the prepreg and the substrate.Type: ApplicationFiled: July 31, 2008Publication date: March 19, 2009Applicants: ADVANCED SEMICONDUCTOR ENGINEERING, INC., ASE ELECTRONICS INC.Inventors: Ho-Ming Tong, Shin-Hua Chao, Ming-Chiang Lee, Tai-Yuan Huang, Chao-Yuan Liu, Yung-Cheng Huang, Teck-Chong Lee, Jen-Chieh Kao, Jau-Shoung Chen