Patents by Inventor Charles K. Erdelyi
Charles K. Erdelyi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7197446Abstract: The invention relates generally to a method of power supply noise and signal integrity analysis for creating frequency-dependent electrical models particularly related to microelectronic packages. The method discloses creation of equivalent circuits for geometries encountered in a typical chip package, including how to partition the geometry into cells which are less then 1/20 the minimum wavelength (?) in size, and how to handle signal and power supply vias, signal wires, and power planes. The method also instructs how to assign values to each of the inductors, capacitors, resistors, and transmission lines in each equivalent circuit. The method further provides modeling of only those interactions which occur between adjacent cells.Type: GrantFiled: August 30, 2004Date of Patent: March 27, 2007Assignee: International Business Machines CorporationInventors: Erik Breiland, Timothy W. Budell, Charles S. Chiu, Paul L. Clouser, Charles K. Erdelyi, Brian P. Welch
-
Patent number: 5182468Abstract: A current limiting clamp circuit for providing a clamped voltage at a node and including a P-type MOS transistor and several N-type MOS transistors which are connected in series between the drain of the P-type MOS transistor and ground, with one of the N-type transistors having its gate and drain connected to the drain of the P-type transistor, and having its source connected to the node. In another embodiment, the current limiting clamp circuit includes a pair of P-type transistors and several N-type transistors, with one of the P-type transistors having its source connected to a power supply, its gate connected to ground and its drain connected to the source of the other P-type transistor which has its gate and drain connected to the node.Type: GrantFiled: May 6, 1991Date of Patent: January 26, 1993Assignee: IBM CorporationInventors: Charles K. Erdelyi, Mark G. Marshall, John W. Mathews, Patrick E. Perry
-
Patent number: 5059837Abstract: A delay circuit for receiving a number of input signals and for providing a delay in accordance with the input signals. The delay circuit includes: an output circuit for producing a first output signal when a node is above a threshold voltage, and for producing a second output signal, which is different from the first output signal, when the node is below the threshold voltage; a device for maintaining the node voltage at a level which is above the threshold voltage so that the output circuit produces the first output signal; and a plurality of switching devices for causing, the node voltage to decrease below the threshold voltage so that the output circuit produces the second output signal. Depending on which one of the switching devices is rendered conductive, the node voltage will decrease at a different rate, thereby causing the output circuit to produce the second output signal at different delay times.Type: GrantFiled: February 13, 1989Date of Patent: October 22, 1991Assignee: IBMInventors: Charles K. Erdelyi, Mark G. Marshall
-
Patent number: 4980889Abstract: A multi-mode testing system is provided which includes first, second and third selector circuits, each of which has a control circuit for selecting one of first and second paths connected to an output, and a single shift register latch having first and second input ports and an output. The first path of the first selector circuit and of the second selector circuit is connected to a data output terminal of a logic circuit under test and the output of the third selector circuit is connected to a data input terminal of the logic circuit under test. A driver circuit has an input connected to the output of the first selector circuit and an output connected to an input/output terminal, with the input/output terminal also being coupled to the first path of the third selector circuit and to the second path of the second selector circuit.Type: GrantFiled: December 29, 1988Date of Patent: December 25, 1990Inventors: Wayne J. DeGuise, Charles K. Erdelyi, Steven F. Oakland
-
Patent number: 4952818Abstract: A driver circuit is provided which includes an output stage having first and second transistors and an output terminal, the first transistor being of a first type conductivity is coupled from the output terminal to a first point of reference potential and the second transistor being of a second type conductivity is coupled from the output terminal to a second point of reference potential. A first voltage divider includes transistors of the first type conductivity and a second voltage divider includes transistors of the second type conductivity. A second transistor of the first type conductivity is connected between the first point of reference potential and a control electrode of the first transistor of the first type conductivity and a second transistor of the second type conductivity is connected between the second point of reference potential and a control electrode of the first transistor of the second type conductivity.Type: GrantFiled: May 17, 1989Date of Patent: August 28, 1990Assignee: International Business Machines CorporationInventors: Charles K. Erdelyi, Timothy P. Reed
-
Patent number: 4779015Abstract: A simple CMOS receiver or buffer circuit is provided which includes a first inverter having its output connected to the input of a second inverter with rapid switching action in the first inverter at even low input voltage swings achieved by a parallel circuit that alters the first inverter switching point under the control of the applied input voltage. Third and fourth inverters are added for increasing the drive capability of the circuit.Type: GrantFiled: May 26, 1987Date of Patent: October 18, 1988Assignee: International Business Machines CorporationInventor: Charles K. Erdelyi
-
Patent number: 4446383Abstract: A reference voltage generating circuit comprising a depletion mode FET transistor connected to provide a constant current source coupled between a supply voltage and an output node. Three serially connected enhancement mode FET transistors are connected between the output node and a reference voltage. The first enhancement mode device is diode coupled to provide an enhancement threshold voltage offset, the second enhancement mode device has its gate electrode connected to the supply voltage to compensate for variations in supply voltage and the third enhancement device has its gate electrode connected to a source follower circuit. The source follower circuit comprises two serially connected depletion mode devices which receive an input from the output node and provide a feedback output to the gate electrode of the third enhancement mode device so that a constant voltage of a predetermined magnitude is maintained at the output node.Type: GrantFiled: October 29, 1982Date of Patent: May 1, 1984Assignee: International Business MachinesInventors: Michael P. Concannon, Charles K. Erdelyi