Patents by Inventor Charles M. Branch
Charles M. Branch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10423277Abstract: A circuit includes a receiver that includes an input stage to receive a touch signal from a touch system. A noise reduction circuit that samples the touch signal to detect a noise signal in the touch signal. The noise reduction circuit generates a reduction signal based on the noise signal that is fed back to the input stage of the receiver to mitigate noise interference of the noise signal with respect to the touch signal at the receiver.Type: GrantFiled: April 27, 2017Date of Patent: September 24, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Srinath Hosur, Ashish Khandelwal, Charles M. Branch
-
Publication number: 20180188888Abstract: A circuit includes a receiver that includes an input stage to receive a touch signal from a touch system. A noise reduction circuit that samples the touch signal to detect a noise signal in the touch signal. The noise reduction circuit generates a reduction signal based on the noise signal that is fed back to the input stage of the receiver to mitigate noise interference of the noise signal with respect to the touch signal at the receiver.Type: ApplicationFiled: April 27, 2017Publication date: July 5, 2018Inventors: SRINATH HOSUR, ASHISH KHANDELWAL, CHARLES M. BRANCH
-
Patent number: 9602318Abstract: A serial communication circuit (FIG. 3) is disclosed. The circuit includes an equalizer circuit (306) arranged to receive a data signal (CH 1) and produce an equalized data signal. A log detector circuit (300) receives the data signal and produces a power signal indicating a power level of the data signal. A decision circuit (332) receives the power signal and produces a select signal. A first selection circuit (336) receives a plurality of first correction signals and applies one of the first correction signals to the equalizer circuit in response to the select signal.Type: GrantFiled: August 5, 2015Date of Patent: March 21, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Roland Sperlich, Huanzhang Huang, Charles M. Branch
-
Publication number: 20170024504Abstract: In described examples, embodiments include a circuit simulator having a processor and a memory. The memory stores at least one digital circuit element definition. The memory also stores at least one analog circuit element definition. The memory also stores at least one connect element definition, the connect element definition having at least one input coupled to the output of the digital circuit element definition and at least one output coupled to the analog circuit definition. The connect element definition includes at least a first current source coupled to the at least one output and a first impedance coupled to the at least one output, a signal on the at least one input determining the value of the first impedance.Type: ApplicationFiled: July 21, 2016Publication date: January 26, 2017Inventor: Charles M. Branch
-
Publication number: 20150341194Abstract: A serial communication circuit (FIG. 3) is disclosed. The circuit includes an equalizer circuit (306) arranged to receive a data signal (CH 1) and produce an equalized data signal. A log detector circuit (300) receives the data signal and produces a power signal indicating a power level of the data signal. A decision circuit (332) receives the power signal and produces a select signal. A first selection circuit (336) receives a plurality of first correction signals and applies one of the first correction signals to the equalizer circuit in response to the select signal.Type: ApplicationFiled: August 5, 2015Publication date: November 26, 2015Inventors: Roland Sperlich, Huanzhang Huang, Charles M. Branch
-
Patent number: 9154133Abstract: An inverter type level shifter includes a first power supply voltage and a first ground voltage. A first inverter operates on the first power supply voltage and the first ground voltage to generate a first inverter output. The first inverter includes a first PMOS transistor having a drain coupled to a source of a blocking PMOS transistor and a first NMOS transistor having a drain coupled to a source of a blocking NMOS transistor. The level shifter further includes a second power supply voltage and a second ground voltage, and a second inverter coupled to the first inverter output and operates on the second power supply voltage and the second ground voltage. The blocking PMOS provides the required blocking on the event of the voltage spike in the second power supply voltage w.r.t the first power supply voltage and the blocking NMOS transistor provides the required blocking on the event of the voltage spike in the second ground voltage with respect to the first ground voltage.Type: GrantFiled: September 28, 2012Date of Patent: October 6, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Muhammad Yusuf Ali, Rajkumar Sankaralingam, Charles M. Branch
-
Patent number: 9130792Abstract: A serial communication circuit (FIG. 3) is disclosed. The circuit includes an equalizer circuit (306) arranged to receive a data signal (CH 1) and produce an equalized data signal. A log detector circuit (300) receives the data signal and produces a power signal indicating a power level of the data signal. A decision circuit (332) receives the power signal and produces a select signal. A first selection circuit (336) receives a plurality of first correction signals and applies one of the first correction signals to the equalizer circuit in response to the select signal.Type: GrantFiled: June 9, 2014Date of Patent: September 8, 2015Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Roland Sperlich, Huanzhang Huang, Charles M. Branch
-
Publication number: 20140362900Abstract: A serial communication circuit (FIG. 3) is disclosed. The circuit includes an equalizer circuit (306) arranged to receive a data signal (CH 1) and produce an equalized data signal. A log detector circuit (300) receives the data signal and produces a power signal indicating a power level of the data signal. A decision circuit (332) receives the power signal and produces a select signal. A first selection circuit (336) receives a plurality of first correction signals and applies one of the first correction signals to the equalizer circuit in response to the select signal.Type: ApplicationFiled: June 9, 2014Publication date: December 11, 2014Inventors: Roland Sperlich, Huanzhang Huang, Charles M. Branch
-
Patent number: 8692592Abstract: A digital storage element comprises a master transparent latch that receives functional data signals from data input ports and scan data signals from a scan input port. The data input ports are coupled to a two-input, one-output multiplexer adapted to receive the functional data signals and to selectively output one of the functional data signals. The digital storage element also comprises a slave transparent latch coupled to the master transparent latch, the slave transparent latch comprising dedicated functional data and scan data output ports. While operating in a scan mode, a first clock signal is used by the slave transparent latch and a second clock signal is used by the master transparent latch, wherein the first and second clock signals are non-overlapping.Type: GrantFiled: June 30, 2005Date of Patent: April 8, 2014Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Dharin N. Shah
-
Publication number: 20110193598Abstract: Conventional retimers generally consume too much power, are too noisy, and are too large. Additionally, phase noise and jitter are generally a function of retiming. As a result, a retimer is provided with a smaller footprint that has reduced power consumption and improved noise characteristics over other conventional retimers.Type: ApplicationFiled: February 11, 2010Publication date: August 11, 2011Applicant: Texas Instruments IncorporatedInventors: Bhavesh G. Bhakta, Charles M. Branch
-
Patent number: 7908535Abstract: Memory compiler engineers often focus on the efficient implementation of the largest possible memory configurations for each memory type. The overhead of test and control circuitry within memory implementations is usually amortized across a large number of storage bits. Unfortunately, test structures generally do not scale down with decreasing memory sizes, creating a large area penalty for a design with numerous small memories. One solution is a scannable register file (SRF) architecture using scannable latch bit-cells laid out using a standard cell layout/power template. All sub-cells can be placed in standard cell rows and utilize standard cell power straps. Non-SRF standard cells can be abutted on all sides, placement keep-out regions are not needed. Metal utilization is usually limited to first three metallization layers. The bit-cell is much larger than standard compiled memory bit cells, but has no overhead beyond address decode, word-line drivers, and read-write data latches.Type: GrantFiled: June 30, 2009Date of Patent: March 15, 2011Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling
-
Publication number: 20100332929Abstract: Memory compiler engineers often focus on the efficient implementation of the largest possible memory configurations for each memory type. The overhead of test and control circuitry within memory implementations is usually amortized across a large number of storage bits. Unfortunately, test structures generally do not scale down with decreasing memory sizes, creating a large area penalty for a design with numerous small memories. One solution is a scannable register file (SRF) architecture using scannable latch bit-cells laid out using a standard cell layout/power template. All sub-cells can be placed in standard cell rows and utilize standard cell power straps. Non-SRF standard cells can be abutted on all sides, placement keep-out regions are not needed. Metal utilization is usually limited to first three metallization layers. The bit-cell is much larger than standard compiled memory bit cells, but has no overhead beyond address decode, word-line drivers, and read-write data latches.Type: ApplicationFiled: June 30, 2009Publication date: December 30, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Charles M. Branch, Steven C. Bartling
-
Patent number: 7650549Abstract: A master and a slave stage of a flip-flop are each separately clocked with non-overlapping clock signals during scan mode to eliminate a data input scan mode multiplexer. Separate, non-overlapping clocking permits the elimination of hold violations in scan mode for scan mode flip flop chains, permitting the elimination of delay buffers in the scan mode data paths. Resulting application circuits have reduced circuit area, power consumption and noise generation. A clock generator for scan mode clocking is provided to obtain the separate, non-overlapping scan mode clocks. Scan mode clocks may be generated with a toggle flip flop, a pulse generator or a clock gating circuit.Type: GrantFiled: July 1, 2005Date of Patent: January 19, 2010Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Marc Edward Royer, Cory Dean Stewart
-
Patent number: 7644383Abstract: A system and method for repairing crosstalk delays are disclosed herein. By modeling the change in effective capacitance, one may determine the delay attributable to crosstalk, and upsize cells in the failing net according to a mathematical formula in order to counter the delay.Type: GrantFiled: June 30, 2005Date of Patent: January 5, 2010Assignee: Texas Instruments IncorporatedInventors: Steven C. Bartling, Marc E. Royer, Charles M. Branch
-
Patent number: 7626850Abstract: Various systems and methods for implementing memory devices are disclosed. For example, some embodiments of the present invention provide sub-threshold memory devices that include a differential bit cell. Such a differential bit cell includes two PMOS transistors, two NMOS transistors, and two inverters. The source of the first PMOS transistor and the source of the second PMOS transistor are electrically coupled to a bit line input, and the source of the first NMOS transistor and the source of the second NMOS transistor are electrically coupled to the bit line input. The gate of the first NMOS transistor and the gate of the second NMOS transistor are electrically coupled to a word line input. The gate of the first PMOS transistor and the gate of the second PMOS transistor are electrically coupled to an inverted version of the word line input.Type: GrantFiled: April 17, 2007Date of Patent: December 1, 2009Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling
-
Patent number: 7596732Abstract: A digital storage element (e.g., a flip-flop or a latch) includes a master transparent latch that receives functional data from a data input port and scan data from a scan input port and a slave transparent latch coupled to the master transparent latch. The slave transparent latch includes dedicated functional data and scan data output ports. The digital storage element operates in a functional mode and in a scan mode. While in the scan mode, a first clock signal is used by the slave transparent latch and a second clock signal is used by the master transparent latch. The first and second clock signals are non-overlapping and, as such, avoid the digital storage element from creating hold violations.Type: GrantFiled: June 30, 2005Date of Patent: September 29, 2009Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Dharin N. Shah
-
Patent number: 7587577Abstract: A system architecture including a co-processor and a memory switch resource is disclosed. The memory switch includes multiple memory blocks and switch circuitry for selectably coupling processing units of the co-processor, and also a bus slave circuit coupled to a system bus of the system, to selected ones of the memory blocks. The memory switch may be constructed as an array of multiplexers, controlled by control logic of the memory switch in response to the contents of a control register. The various processing units of the co-processor are each able to directly access one of the memory blocks, as controlled by the switch circuitry. Following processing of a block of data by one of the processing units, the memory switch associates the memory blocks with other functional units, thus moving data from one functional unit to another without requiring reading and rewriting of the data.Type: GrantFiled: November 8, 2006Date of Patent: September 8, 2009Assignee: Texas Instruments IncorporatedInventors: Marc E. Royer, Bharath M. Siravara, Steven C. Bartling, Charles M. Branch, Pedro R. Galabert, Neeraj Mogotra, Samil D. Kamath
-
Patent number: 7487417Abstract: A digital storage element (e.g., a flip-flop or a latch) comprise a master transparent latch that receives functional data from a data input port and scan data from a scan input port and a slave transparent latch coupled to the master transparent latch. The slave transparent latch comprises dedicated functional data and scan data output ports. A clock gating element is also included that gates off a clock to the slave latch, and not the master transparent latch, based on an enable signal that is asserted to disable use of the digital storage element.Type: GrantFiled: June 30, 2005Date of Patent: February 3, 2009Assignee: Texas Instruments IncorporatedInventors: Charles M. Branch, Steven C. Bartling, Dharin N. Shah
-
Publication number: 20080259681Abstract: Various systems and methods for implementing memory devices are disclosed. For example, some embodiments of the present invention provide sub-threshold memory devices that include a differential bit cell. Such a differential bit cell includes two PMOS transistors, two NMOS transistors, and two inverters. The source of the first PMOS transistor and the source of the second PMOS transistor are electrically coupled to a bit line input, and the source of the first NMOS transistor and the source of the second NMOS transistor are electrically coupled to the bit line input. The gate of the first NMOS transistor and the gate of the second NMOS transistor are electrically coupled to a word line input. The gate of the first PMOS transistor and the gate of the second PMOS transistor are electrically coupled to an inverted version of the word line input.Type: ApplicationFiled: April 17, 2007Publication date: October 23, 2008Inventors: Charles M. Branch, Steven C. Bartling
-
Publication number: 20080258790Abstract: Various systems and methods for capturing data are disclosed. For example, some embodiments of the present invention provide differential jam latches. Such differential jam latches include a data input, a latch input, and an output. Further, such differential jam latches include a PMOS stage and an NMOS stage. The PMOS stage includes a first PMOS transistor, a second PMOS transistor, a third PMOS transistor and a fourth PMOS transistor. The gate of the first PMOS transistor and the gate of the second PMOS transistor are electrically coupled to an inverted version of the latch input. The gate of the third PMOS transistor is electrically coupled to the data input, and the gate of the fourth PMOS transistor is electrically coupled to an inverted version of the data input. The NMOS stage includes a first NMOS transistor, a second NMOS transistor, a third NMOS transistor and a fourth NMOS transistor.Type: ApplicationFiled: April 17, 2007Publication date: October 23, 2008Inventors: Charles M. Branch, Steven C. Bartling