Patents by Inventor Che-Wei Tung
Che-Wei Tung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11922863Abstract: A display panel and a pixel circuit thereof are provided. The pixel circuit includes a driving current generator, a pulse width signal generator, a voltage provider, and a current enabler. The driving current generator provides a driving current. The pulse width signal generator includes an output switch. The output switch is controlled by a control signal, and provides a pulse width signal according to the control signal. The voltage provider adjusts the control signal according to a data write-in signal and a pulse width modulation enable signal. The current enabler provides the driving current to a lighting component according to the pulse width signal and an amplitude modulation enable signal.Type: GrantFiled: December 22, 2022Date of Patent: March 5, 2024Assignee: AUO CorporationInventors: Che-Wei Tung, Mei-Yi Li, Che-Chia Chang, Yu-Chieh Kuo, Yu-Zuo Lin
-
Publication number: 20230360944Abstract: Some implementations described herein provide a deposition tool that includes a grounding component between an edge ring of a substrate stage and a pumping plate component. The grounding component includes a grounding strap having a deformation region. The deformation region includes a recessed edge to reduce a likelihood of the grounding strap rubbing against a surface of the pumping plate component during operation of the deposition tool. Material properties of the grounding strap may reduce a likelihood of plastic deformation of the grounding strap during repeated cycling. In this way, an amount of particulates dislodged from the surface of the pumping plate component may be decreased to improve a yield of semiconductor product fabricated using the deposition tool. Furthermore, a frequency of servicing the grounding component may be decreased to decrease a downtime of the deposition tool and increase a throughput of semiconductor product fabricated using the deposition tool.Type: ApplicationFiled: May 3, 2022Publication date: November 9, 2023Inventors: Hsuan-Ying PENG, Chin-Szu LEE, Chiang Hsien SHIH, Chih-Chang WU, Che-Wei TUNG
-
Publication number: 20230019511Abstract: A system and method for reducing thermal transfer in a dual ampoule system. The dual ampoule system includes a first ampoule, a second ampoule, and a planar heat shield. The planar heat shield is positioned between the first ampoule and the second ampoule, where the planar heat shield is configured to resist thermal transfer between the first ampoule and the second ampoule.Type: ApplicationFiled: February 15, 2022Publication date: January 19, 2023Inventors: Chi-Wen CHIU, Chih-Chang WU, Che-Wei TUNG, Chiang Hsien SHIH, Chin-Szu LEE
-
Patent number: 11501679Abstract: A driving circuit includes an S stage register, a first connect line, an (S+A) stage register and a second connect line. The S stage register receives an S stage control signal through a first switch unit and a second switch unit, so that the S stage register performs voltage regulation and outputs an S stage scan signal. The first connect line is electrically connected to the first switch unit of the S stage register. A third switch unit of the (S+A) stage register is electrically connected to the first connect line and a fourth switch unit of the (S+A) stage register for receiving the S stage scan signal, so that The (S+A) stage register performs voltage regulation. The second connect line is electrically connected to the second switch unit of the S stage register and the fourth switch unit of the (S+A) stage register.Type: GrantFiled: November 10, 2021Date of Patent: November 15, 2022Assignee: AU OPTRONICS CORPORATIONInventors: Wei-Li Lin, Che-Wei Tung
-
Patent number: 11475813Abstract: A scan driver circuit including shift register units and gate control circuits is provided. The shift register units are in a peripheral area of a display panel, and for receiving first clock signals. The gate control circuits are in an active area of the display panel, and for receiving second clock signals. Each shift register unit is coupled with corresponding N of the gate control circuits, and for providing a corresponding one of the first clock signals as a control signal to the corresponding N of the gate control circuits. The corresponding N of the gate control circuits are coupled with corresponding M of gate lines. The corresponding N of the gate control circuits are for providing, according to the control signal, corresponding M of the second clock signals as M gate signals to the corresponding M of gate lines, in which M and N are positive integers.Type: GrantFiled: October 12, 2020Date of Patent: October 18, 2022Assignee: AU OPTRONICS CORPORATIONInventors: Che-Wei Tung, Wei-Li Lin, Yu-Zuo Lin, Chia-Ming Chang
-
Patent number: 11443709Abstract: A display panel is provided. The display panel includes a plurality of scan lines and a gate driving circuit. The scan lines are disposed on the display panel along a first direction, and respectively provide a plurality of gate driving signals. The gate driving circuit is disposed on a first side of the display panel along a second direction. The second direction intersects the first direction. The gate driving circuit includes a plurality of bias generators and a plurality of signal output circuits. The signal output circuits are divided into a plurality of groups. The bias generators respectively correspond to the groups. The bias generators generate a plurality of first bias voltages. The groups generate the gate driving signals respectively according to the first bias voltages.Type: GrantFiled: August 4, 2021Date of Patent: September 13, 2022Assignee: Au Optronics CorporationInventors: Che-Wei Tung, Wei-Li Lin, Chin-Hsien Chou, Yen-Wei Yeh
-
Publication number: 20220215809Abstract: A display panel is provided. The display panel includes a plurality of scan lines and a gate driving circuit. The scan lines are disposed on the display panel along a first direction, and respectively provide a plurality of gate driving signals. The gate driving circuit is disposed on a first side of the display panel along a second direction. The second direction intersects the first direction. The gate driving circuit includes a plurality of bias generators and a plurality of signal output circuits. The signal output circuits are divided into a plurality of groups. The bias generators respectively correspond to the groups. The bias generators generate a plurality of first bias voltages. The groups generate the gate driving signals respectively according to the first bias voltages.Type: ApplicationFiled: August 4, 2021Publication date: July 7, 2022Applicant: Au Optronics CorporationInventors: Che-Wei Tung, Wei-Li Lin, Chin-Hsien Chou, Yen-Wei Yeh
-
Patent number: 11361701Abstract: The present disclosure relates to a driving circuit including a pulse amplitude modulation (PAM) circuit and a pulse width modulation (PWM) circuit. The PAM circuit includes a first transistor, a first capacitor, and a second transistor. The PWM circuit includes a second capacitor, a third transistor, and a fourth transistor. The first capacitor's first terminal is connected to the first transistor's gate. The second transistor's first terminal is connected to the first capacitor's first terminal, and the second transistor's second terminal is connected to the first transistor's second terminal. The third transistor's gate is connected to the second capacitor's second terminal. The fourth transistor's first terminal is connected to the third transistor's gate, the fourth transistor's second terminal is connected to the third transistor's second terminal, and the fourth transistor's gate is connected to the second transistor's gate and configured to receive a first control signal.Type: GrantFiled: October 26, 2021Date of Patent: June 14, 2022Assignee: AU OPTRONICS CORPORATIONInventors: Che-Wei Tung, Shang-Jie Wu, Yu-Chieh Kuo, Yu-Hsun Chiu, Che-Chia Chang, Yu-Zuo Lin, Chen-Ying Chou, Yi-Fan Chen
-
Patent number: 11294632Abstract: A multiplication accumulating device and a method thereof are provided. The multiplication accumulating device includes a product generator, a plurality of registers, a product reducer, and an adder. The product generator performs a product operation on a multiplicand and a multiplier to generate a product result of 2N?1 columns. The product reducer is used to append data from a portion of the plurality of registers to the columns in the product result to generate an appending result of 2N?1 columns. The product reducer performs a reduction operation on the appending result according to a column height of each column in the appending result to obtain a reduced result. The product reducer renews the data in the plurality of registers according to the reduced result. The adder adds the data in the plurality of registers according to an accumulation signal to generate a multiplication accumulating operation result.Type: GrantFiled: April 29, 2020Date of Patent: April 5, 2022Assignee: Chung Yuan Christian UniversityInventors: Shih-Hsu Huang, Che-Wei Tung
-
Publication number: 20220068183Abstract: A driving circuit includes an S stage register, a first connect line, an (S+A) stage register and a second connect line. The S stage register receives an S stage control signal through a first switch unit and a second switch unit, so that the S stage register performs voltage regulation and outputs an S stage scan signal. The first connect line is electrically connected to the first switch unit of the S stage register. A third switch unit of the (S+A) stage register is electrically connected to the first connect line and a fourth switch unit of the (S+A) stage register for receiving the S stage scan signal, so that The (S+A) stage register performs voltage regulation. The second connect line is electrically connected to the second switch unit of the S stage register and the fourth switch unit of the (S+A) stage register.Type: ApplicationFiled: November 10, 2021Publication date: March 3, 2022Inventors: Wei-Li LIN, Che-Wei TUNG
-
Patent number: 11250754Abstract: A driving circuit includes a S stage register, a first connect line, a (S+A) stage register and a second connect line. The S stage register receives a S stage control signal through a first switch unit and a second switch unit, so that the S stage register performs voltage regulation and outputs a S stage scan signal. The first connect line is electrically connected to the first switch unit of the S stage register. A third switch unit of the (S+A) stage register is electrically connected to the first connect line and a fourth switch unit of the (S+A) stage register for receiving the S stage scan signal, so that The (S+A) stage register performs voltage regulation. The second connect line is electrically connected to the second switch unit of the S stage register and the fourth switch unit of the (S+A) stage register.Type: GrantFiled: July 29, 2020Date of Patent: February 15, 2022Assignee: AU OPTRONICS CORPORATIONInventors: Wei-Li Lin, Che-Wei Tung
-
Publication number: 20210225240Abstract: A scan driver circuit including shift register units and gate control circuits is provided. The shift register units are in a peripheral area of a display panel, and for receiving first clock signals. The gate control circuits are in an active area of the display panel, and for receiving second clock signals. Each shift register unit is coupled with corresponding N of the gate control circuits, and for providing a corresponding one of the first clock signals as a control signal to the corresponding N of the gate control circuits. The corresponding N of the gate control circuits are coupled with corresponding M of gate lines. The corresponding N of the gate control circuits are for providing, according to the control signal, corresponding M of the second clock signals as M gate signals to the corresponding M of gate lines, in which M and N are positive integers.Type: ApplicationFiled: October 12, 2020Publication date: July 22, 2021Inventors: Che-Wei TUNG, Wei-Li LIN, Yu-Zuo LIN, Chia-Ming CHANG
-
Publication number: 20210174720Abstract: A driving circuit includes a S stage register, a first connect line, a (S+A) stage register and a second connect line. The S stage register receives a S stage control signal through a first switch unit and a second switch unit, so that the S stage register performs voltage regulation and outputs a S stage scan signal. The first connect line is electrically connected to the first switch unit of the S stage register. A third switch unit of the (S+A) stage register is electrically connected to the first connect line and a fourth switch unit of the (S+A) stage register for receiving the S stage scan signal, so that The (S+A) stage register performs voltage regulation. The second connect line is electrically connected to the second switch unit of the S stage register and the fourth switch unit of the (S+A) stage register.Type: ApplicationFiled: July 29, 2020Publication date: June 10, 2021Inventors: Wei-Li LIN, Che-Wei TUNG
-
Publication number: 20210096818Abstract: A multiplication accumulating device and a method thereof are provided. The multiplication accumulating device includes a product generator, a plurality of registers, a product reducer, and an adder. The product generator performs a product operation on a multiplicand and a multiplier to generate a product result of 2N?1 columns. The product reducer is used to append data from a portion of the plurality of registers to the columns in the product result to generate an appending result of 2N?1 columns. The product reducer performs a reduction operation on the appending result according to a column height of each column in the appending result to obtain a reduced result. The product reducer renews the data in the plurality of registers according to the reduced result. The adder adds the data in the plurality of registers according to an accumulation signal to generate a multiplication accumulating operation result.Type: ApplicationFiled: April 29, 2020Publication date: April 1, 2021Applicant: Chung Yuan Christian UniversityInventors: Shih-Hsu Huang, Che-Wei Tung
-
Patent number: 10784288Abstract: A display panel has a display region, an external circuit region located at an edge of the display panel, and a first and second wiring regions. The first wiring region is located between the second wiring region and the external circuit region. The display panel includes a pixel array, gate driving circuit groups disposed between the second wiring region and the display region, first signal line groups extended from the external circuit region to the first and second wiring region, and second signal line groups extended from the second wiring region and connected to the corresponding gate driving circuit groups. In the second wiring region, a first portion of the first signal line groups overlapped with the second signal line groups has a first width, and a second portion thereof not overlapped with the second signal line groups has a third width which is larger than the first width.Type: GrantFiled: November 16, 2018Date of Patent: September 22, 2020Assignee: Au Optronics CorporationInventors: Che-Wei Tung, Wei-Li Lin, Keng-Chuan Cheng
-
Publication number: 20190393246Abstract: A display panel has a display region, an external circuit region located at an edge of the display panel, and a first and second wiring regions. The first wiring region is located between the second wiring region and the external circuit region. The display panel includes a pixel array, gate driving circuit groups disposed between the second wiring region and the display region, first signal line groups extended from the external circuit region to the first and second wiring region, and second signal line groups extended from the second wiring region and connected to the corresponding gate driving circuit groups. In the second wiring region, a first portion of the first signal line groups overlapped with the second signal line groups has a first width, and a second portion thereof not overlapped with the second signal line groups has a third width which is larger than the first width.Type: ApplicationFiled: November 16, 2018Publication date: December 26, 2019Applicant: Au Optronics CorporationInventors: Che-Wei Tung, Wei-Li Lin, Keng-Chuan Cheng
-
Patent number: 10269289Abstract: A shift register includes a control circuit, a switching circuit, a driving circuit, and a pull-down circuit. The control circuit is configured to output a control signal having a high level during a pull-up period and a voltage-regulating period respectively. The switching circuit is configured to provide a control voltage according to the control signal and a front stage signal outputted by a front x-stage shift register during the pull-up period. The driving circuit is configured to generate a driving signal according to the control voltage provided by the switching circuit, and output a home stage scan signal based on the driving signal. The pull-down circuit is configured to pull down a voltage level of the driving signal according to a scan signal outputted by a rear y-stage shift register during a pull-down period. The switching circuit is configured to regulate the driving signal and the home stage scan signal.Type: GrantFiled: December 12, 2016Date of Patent: April 23, 2019Assignee: AU OPTRONICS CORP.Inventors: Wei-Li Lin, Che-Wei Tung, Yan-Ting Chen
-
Publication number: 20180090097Abstract: A signal generating circuit that includes a timing controller and a level shifter is provided. The level shifter is electrically connected to the timing controller. The timing controller generates a clock signal and a control signal. The level shifter receives the clock signal and the control signal. The level shifter outputs a high level signal during a positive half period of a period according to the clock signal and the control signal and partially increases the high level signal, and then the level shifter outputs a low level signal during a negative half period of the period according to the clock signal and the control signal and partially decreases the low level signal.Type: ApplicationFiled: April 7, 2017Publication date: March 29, 2018Inventors: Che-Wei TUNG, Wei-Li LIN
-
Patent number: 9711079Abstract: A shift register includes a first voltage stabilizing unit, a second voltage stabilizing unit, a main pull-down unit and a main pull-up unit. The first voltage stabilizing unit is used to pull a first driving control signal to a low voltage terminal when a first stabilizing control signal is high. The second voltage stabilizing unit is used to pull the first driving control signal to the low voltage terminal when a second stabilizing control signal is high. The main pull-down unit includes a first sub-pull-down unit controlled by a second gate-terminal signal for pulling down the first driving control signal to the low voltage terminal during a first display mode, and a second sub-pull-down unit controlled by a third gate-terminal signal for pulling down the first driving control signal to the low voltage terminal during a second display mode. The main pull-up unit is used for pulling up a first gate-terminal signal.Type: GrantFiled: August 5, 2015Date of Patent: July 18, 2017Assignee: AU OPTRONICS CORP.Inventors: Wei-Li Lin, Che-Wei Tung, Chia-Heng Chen
-
Publication number: 20170186361Abstract: A shift register includes a control circuit, a switching circuit, a driving circuit, and a pull-down circuit. The control circuit is configured to output a control signal having a high level during a pull-up period and a voltage-regulating period respectively. The switching circuit is configured to provide a control voltage according to the control signal and a front stage signal outputted by a front x-stage shift register during the pull-up period. The driving circuit is configured to generate a driving signal according to the control voltage provided by the switching circuit, and output a home stage scan signal based on the driving signal. The pull-down circuit is configured to pull down a voltage level of the driving signal according to a scan signal outputted by a rear y-stage shift register during a pull-down period. The switching circuit is configured to regulate the driving signal and the home stage scan signal.Type: ApplicationFiled: December 12, 2016Publication date: June 29, 2017Inventors: Wei-Li LIN, Che-Wei Tung, Yan-Ting Chen