Patents by Inventor Chen Yi
Chen Yi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12291795Abstract: A susceptor assembly for supporting a crucible during a crystal growth process includes a susceptor base, a tubular sidewall connected to the susceptor base, and a removable sacrifice ring interposed between the susceptor base and the sidewall. Each of the susceptor base and the sidewall is formed of a carbon-containing material. The susceptor base has an annular wall and a shoulder extending radially outward from an outer surface of the annular wall. The sidewall has a first end that receives the annular wall to connect the sidewall to the susceptor base. The sacrifice ring has a first surface that faces the outer surface of the annular wall, a second surface that faces an interior surface of the sidewall, and a ledge extending outward from the second surface that engages the first end of the sidewall.Type: GrantFiled: September 7, 2022Date of Patent: May 6, 2025Assignee: GlobalWafers Co., Ltd.Inventors: Hong-Huei Huang, Benjamin Michael Meyer, Chun-Sheng Wu, Wei-Chen Chou, Chen-Yi Lin, Feng-Chien Tsai
-
Patent number: 12290005Abstract: A semiconductor device includes: a substrate comprising a magnetic tunneling junction (MTJ) region and a logic region; a first MTJ on the MTJ region; a first metal interconnection on the logic region; and a cap layer extending from a sidewall of the first MTJ to a sidewall of the first metal interconnection. Preferably, the cap layer on the MTJ region and the cap layer on the logic region comprise different thicknesses.Type: GrantFiled: May 30, 2024Date of Patent: April 29, 2025Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Yu-Ping Wang, Chen-Yi Weng, Chin-Yang Hsieh, Si-Han Tsai, Che-Wei Chang, Jing-Yin Jhang
-
Patent number: 12284812Abstract: A semiconductor structure includes a substrate, a first dielectric layer on the substrate, a plurality of memory stack structures on the first dielectric layer, an insulating layer conformally covering the memory stack structures and the first dielectric layer, a second dielectric layer on the insulating layer and filling the spaces between the memory stack structures, a first interconnecting structure through the second dielectric layer, wherein a top surface of the first interconnecting structure is flush with a top surface of the second dielectric layer and higher than top surfaces of the memory stack structures, a third dielectric layer on the second dielectric layer, and a plurality of second interconnecting structures through the third dielectric layer, the second dielectric layer and the insulating layer on the top surfaces of the memory stack structures to contact the top surfaces of the memory stack structures.Type: GrantFiled: April 16, 2024Date of Patent: April 22, 2025Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Yu-Ping Wang, Chen-Yi Weng, Chin-Yang Hsieh, Yi-Hui Lee, Ying-Cheng Liu, Yi-An Shih, I-Ming Tseng, Jing-Yin Jhang, Chien-Ting Lin
-
Publication number: 20250121415Abstract: Cleaning tools for cleaning the pull cable of an ingot puller apparatus and methods for cleaning the pull cable are disclosed. The cleaning tool includes a chamber for receiving the pull cable. Pressurized fluid is discharged through one or more nozzles to detach debris from the pull cable. The fluid and debris are collected in an exhaust plenum of the cleaning tool and are expelled through an exhaust tube. The cleaning tool includes one or more guides that guide the cleaning tool in an upper segment of the ingot puller apparatus.Type: ApplicationFiled: December 23, 2024Publication date: April 17, 2025Inventors: Chin-Hung Ho, Chih-Kai Cheng, Chen-Yi Lin, Feng-Chien Tsai, Tung-Hsiao Li, YoungGil Jeong, Jin Yong Uhm
-
Patent number: 12274180Abstract: A method for fabricating a semiconductor device includes the steps of forming a magnetic tunneling junction (MTJ) on a MRAM region of a substrate, forming a first inter-metal dielectric (IMD) layer around the MTJ, forming a patterned mask on a logic region of the substrate, performing a nitridation process to transform part of the first IMD layer to a nitride layer, forming a first metal interconnection on the logic region, forming a stop layer on the first IMD layer, forming a second IMD layer on the stop layer, and forming a second metal intercom in the second IMD layer to connect to the MTJ.Type: GrantFiled: March 17, 2023Date of Patent: April 8, 2025Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Chen-Yi Weng, Si-Han Tsai, Che-Wei Chang, Po-Kai Hsu, Jing-Yin Jhang, Yu-Ping Wang, Ju-Chun Fan, Ching-Hua Hsu, Yi-Yu Lin, Hung-Yueh Chen
-
Publication number: 20250107454Abstract: A semiconductor device includes a magnetic tunneling junction (MTJ) on a substrate, a first spacer on a first sidewall of the MTJ, and a second spacer on a second sidewall of the MTJ. Preferably, the first spacer and the second spacer are asymmetric, the first spacer and the second spacer have different heights, and a top surface of the MTJ includes a reverse V-shape.Type: ApplicationFiled: December 11, 2024Publication date: March 27, 2025Applicant: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Ying-Cheng Liu, Yi-An Shih, Yi-Hui Lee, Chen-Yi Weng, Chin-Yang Hsieh, I-Ming Tseng, Jing-Yin Jhang, Yu-Ping Wang
-
Patent number: 12262647Abstract: A semiconductor device includes a magnetic tunneling junction (MTJ) on a substrate, a spacer adjacent to the MTJ, a liner adjacent to the spacer, and a first metal interconnection on the MTJ. Preferably, the first metal interconnection includes protrusions adjacent to two sides of the MTJ and a bottom surface of the protrusions contact the liner directly.Type: GrantFiled: March 1, 2024Date of Patent: March 25, 2025Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Chen-Yi Weng, Yi-Wei Tseng, Chin-Yang Hsieh, Jing-Yin Jhang, Yi-Hui Lee, Ying-Cheng Liu, Yi-An Shih, I-Ming Tseng, Yu-Ping Wang
-
Publication number: 20250091100Abstract: Cleaning tools for cleaning the pull cable of an ingot puller apparatus and methods for cleaning the pull cable are disclosed. The cleaning tool includes a chamber for receiving the pull cable. Pressurized fluid is discharged through one or more nozzles to detach debris from the pull cable. The fluid and debris are collected in an exhaust plenum of the cleaning tool and are expelled through an exhaust tube. The cleaning tool includes one or more guides that guide the cleaning tool in an upper segment of the ingot puller apparatus.Type: ApplicationFiled: November 8, 2024Publication date: March 20, 2025Inventors: Chin-Hung Ho, Chih-Kai Cheng, Chen-Yi Lin, Feng-Chien Tsai, Tung-Hsiao Li, YoungGil Jeong, Jin Yong Uhm
-
Patent number: 12246317Abstract: A microfluidic test system and method are provided. The microfluidic test system includes a control apparatus and a microfluidic chip. The control apparatus stores a test protocol of a biomedical test. The microfluidic chip includes a top plate and a microelectrode dot array having a plurality of microelectrode devices connected in series. The control apparatus provides a location-sensing signal to the microfluidic chip so that each microelectrode device detects a capacitance value between the top plate and the corresponding microfluidic electrode accordingly. The control apparatus provides a clock signal to the microfluidic chip so that each microelectrode device outputs the corresponding capacitance value accordingly. The control apparatus determines the size and location of a test sample within the microfluidic chip, generates a control signal according to the test protocol, the size, and the location, and provides the control signal to the microfluidic chip.Type: GrantFiled: March 15, 2022Date of Patent: March 11, 2025Assignee: NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventor: Chen-Yi Lee
-
Patent number: 12235582Abstract: A developer tool described herein includes a dispenser that includes a greater quantity of nozzles in a central portion relative to a perimeter portion such that the developer tool is capable of more effectively removing material from a photoresist layer near a center of a substrate (which tends to be thicker near the center of the substrate relative to the edge or perimeter of the substrate). In this way, the developer tool may reduce the amount of photoresist residue or scum remaining on the substrate near the center of the substrate after a development operation, which may enable defect removal and/or prevention, may increase semiconductor processing yield, and/or may increase semiconductor processing quality.Type: GrantFiled: July 24, 2023Date of Patent: February 25, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yung-Yao Lee, Chen Yi Hsu
-
Patent number: 12232425Abstract: A magnetoresistive random access memory (MRAM) device includes a first array region and a second array region on a substrate, a first magnetic tunneling junction (MTJ) on the first array region, a first top electrode on the first MTJ, a second MTJ on the second array region, and a second top electrode on the second MTJ. Preferably, the first top electrode and the second top electrode include different nitrogen to titanium (N/Ti) ratios.Type: GrantFiled: November 21, 2023Date of Patent: February 18, 2025Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Si-Han Tsai, Dong-Ming Wu, Chen-Yi Weng, Ching-Hua Hsu, Ju-Chun Fan, Yi-Yu Lin, Che-Wei Chang, Po-Kai Hsu, Jing-Yin Jhang
-
Publication number: 20250048936Abstract: A semiconductor device includes: a substrate comprising a magnetic tunneling junction (MTJ) region and a logic region, a MTJ on the MTJ region, a top electrode on the MTJ, a connecting structure on the top electrode, and a first metal interconnection on the logic region. Preferably, the first metal interconnection includes a via conductor on the substrate and a trench conductor, in which a bottom surface of the trench conductor is lower than a bottom surface of the connecting structure.Type: ApplicationFiled: October 17, 2024Publication date: February 6, 2025Applicant: United Microelectronics Corp.Inventors: Hui-Lin Wang, Po-Kai Hsu, Chen-Yi Weng, Jing-Yin Jhang, Yu-Ping Wang, Hung-Yueh Chen
-
Publication number: 20250035718Abstract: A semiconductor device includes a magnetic tunneling junction (MTJ) on a substrate, in which the MTJ includes a pinned layer on the substrate, a reference layer on the pinned layer, a barrier layer on the reference layer, and a free layer on the barrier layer. Preferably, the free layer and the barrier layer have same width and the barrier layer and the reference layer have different widths.Type: ApplicationFiled: October 15, 2024Publication date: January 30, 2025Applicant: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Chen -Yi Weng, Che-Wei Chang, Si-Han Tsai, Ching-Hua Hsu, Jing-Yin Jhang, Yu-Ping Wang
-
Patent number: 12211174Abstract: A portable video display apparatus that adopts a L-layer processing architecture and performs the following operations for each layer of x1th layer to x2th layer: generating an optical flow map between a first and a second image frames, generating a primary rectified feature map according to a first feature map of the first image frame and the optical flow map, generating an advanced rectified feature map according to the optical flow map, the primary rectified feature map, and a second feature map of the second image frame, and generating a second feature map for the next layer according to the second feature map and the advanced rectified feature map. The portable video display apparatus generates an enlarged image frame by up-sampling the second image frame, generates a display image frame according to the second feature map at the x2+1th layer and the enlarged image frame and displays it.Type: GrantFiled: August 16, 2022Date of Patent: January 28, 2025Assignee: NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Chen-Yi Lee, Eugene Eu Tzuan Lee
-
Patent number: 12208392Abstract: A particulate matter detection device and a detection method, in particular, a detection device and detection method based on a dielectrophoresis and electrical impedance measurement technology is provided, and more in particular, an electrical impedance detection device utilizing a microfluidic chip, and an application thereof for detecting target particles are provided. The device comprises a sample introducing part, a main channel (3), a dielectrophoresis electric field generating part, and an electrical impedance measurement part. By using the dielectrophoresis electric field generating part to selectively control target cells, detection or counting is performed on a sample flexibly and precisely without the use of labels and antibodies.Type: GrantFiled: August 30, 2018Date of Patent: January 28, 2025Assignee: SHANGHAI SGLCELL BIOTECH CO., LTD.Inventors: Chen-Yi Lee, Chao-Hong Chen, Jyun-Hong Wang, Yi Lu
-
Patent number: 12202017Abstract: Cleaning tools for cleaning the pull cable of an ingot puller apparatus and methods for cleaning the pull cable are disclosed. The cleaning tool includes a chamber for receiving the pull cable. Pressurized fluid is discharged through one or more nozzles to detach debris from the pull cable. The fluid and debris are collected in an exhaust plenum of the cleaning tool and are expelled through an exhaust tube. The cleaning tool includes one or more guides that guide the cleaning tool in an upper segment of the ingot puller apparatus.Type: GrantFiled: April 14, 2023Date of Patent: January 21, 2025Assignee: GlobalWafers Co., Ltd.Inventors: Chin-Hung Ho, Chih-Kai Cheng, Chen-Yi Lin, Feng-Chien Tsai, Tung-Hsiao Li, YoungGil Jeong, Jin Yong Uhm
-
Patent number: 12201032Abstract: A semiconductor device includes a magnetic tunneling junction (MTJ) on a substrate, a first spacer on a first sidewall of the MTJ, and a second spacer on a second sidewall of the MTJ. Preferably, the first spacer and the second spacer are asymmetric, the first spacer and the second spacer have different heights, and a top surface of the MTJ includes a reverse V-shape.Type: GrantFiled: April 6, 2021Date of Patent: January 14, 2025Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Ying-Cheng Liu, Yi-An Shih, Yi-Hui Lee, Chen-Yi Weng, Chin-Yang Hsieh, I-Ming Tseng, Jing-Yin Jhang, Yu-Ping Wang
-
Patent number: 12192661Abstract: An image sensor chip with depth information is provided. The image sensor chip includes an SPAD array, a time-to-digital converter module, a storage circuit, and a data processing circuit. The SPAD array includes a plurality of image sensor units, and each of the image sensor units includes a plurality of SPAD units and a decision circuit, wherein each of the SPAD units outputs a photon detection result within a scan period, and the decision circuit generates an image-sensing signal based on the photon detection results. The time-to-digital converter module generates a plurality of first time data in response to the image-sensing signals. The storage circuit stores the first time data temporarily. The data processing unit reads the first time data from the storage circuit and generates a plurality of second time data in response to the first time data.Type: GrantFiled: March 28, 2023Date of Patent: January 7, 2025Assignee: NATIONAL YANG MING CHIAO TUNG UNIVERSITYInventors: Chen-Yi Lee, Hsi-Hao Huang, Tzu-Yun Huang
-
Patent number: 12191146Abstract: A method includes providing a first plate including a first surface, a second surface opposite to the first surface, and a first recess indented from the first surface towards the second surface; providing a semiconductor structure including a third surface, a fourth surface opposite to the third surface, and a first sidewall extending between the third surface and the fourth surface; placing the semiconductor structure over the first plate; and disposing a priming material over the third surface of the semiconductor structure, wherein a peripheral portion of the fourth surface of the semiconductor structure is in contact with the first surface of the first plate upon the disposing of the priming material.Type: GrantFiled: August 9, 2022Date of Patent: January 7, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Yung-Yao Lee, Chen Yi Hsu, Wei-Hsiang Tseng
-
Publication number: 20250004242Abstract: An imaging lens driving module includes a lens carrier, a molded receiving base, a rolling element, a molded frame element and a driving mechanism. The lens carrier defines an optical axis. The molded receiving base is configured to receive the lens carrier. The rolling element is disposed between the lens carrier and the molded receiving base, and the lens carrier is allowed to be displaceable along the optical axis and relatively to the molded receiving base. The molded frame element is coupled with the molded receiving base for defining an inner space to receive the lens carrier. The driving mechanism drives the lens carrier displaceable along the optical axis, and includes a driving magnet and a driving coil, wherein the driving magnet is disposed on the lens carrier, the driving coil is corresponding to and faces towards the driving magnet.Type: ApplicationFiled: September 13, 2024Publication date: January 2, 2025Inventors: Hao-Jan CHEN, Heng-Yi SU, Ming-Ta CHOU, Chen-Yi HUANG, Ming-Shun CHANG