Abstract: A semiconductor package includes a package substrate; semiconductor devices disposed on the package substrate; a package ring disposed on a perimeter of the package substrate surrounding the semiconductor devices; a cover including silicon bonded to the package ring and covering the semiconductor devices; and a thermal interface structure (TIS) thermally connecting the semiconductor devices to the cover.

Abstract: A reconfigurable pin-to-pin interface includes lane circuits and a reconfiguration circuit. A first lane circuit of the lane circuits obtains a first received signal by receiving a first input signal transmitted via a first lane. A second lane circuit of the lane circuits obtains a second received signal by receiving a second input signal transmitted via a second lane. When the second lane is used as one data lane and the first lane is used as one clock lane, the reconfiguration circuit redirects the first received signal to the second lane circuit for acting as an clock input of the second lane circuit. When the first lane is used as one data lane, the reconfiguration circuit blocks the first received signal from being redirected to the second lane circuit for acting as the clock input of the second lane circuit.

Abstract: The present invention provides a receiver, wherein the receiver includes a plurality of receiving circuit and a skew detection and alignment circuit. The receiving circuit is arranged for receiving a plurality of input signals from a plurality of channels, wherein each of the receiving circuits receives at least one of the input signals to generate an output signal. The skew detection and alignment circuit is arranged for determining skew information according to at least one of the input signals and the output signals, wherein the skew information is used to control delay amounts corresponding to the input signals or the output signals.

Abstract: A reconfigurable pin-to-pin interface includes lane circuits and a reconfiguration circuit. A first lane circuit of the lane circuits obtains a first received signal by receiving a first input signal transmitted via a first lane. A second lane circuit of the lane circuits obtains a second received signal by receiving a second input signal transmitted via a second lane. When the second lane is used as one data lane and the first lane is used as one clock lane, the reconfiguration circuit redirects the first received signal to the second lane circuit for acting as an clock input of the second lane circuit. When the first lane is used as one data lane, the reconfiguration circuit blocks the first received signal from being redirected to the second lane circuit for acting as the clock input of the second lane circuit.

Abstract: The present invention provides a receiver, wherein the receiver includes a plurality of receiving circuit and a skew detection and alignment circuit. The receiving circuit is arranged for receiving a plurality of input signals from a plurality of channels, wherein each of the receiving circuits receives at least one of the input signals to generate an output signal. The skew detection and alignment circuit is arranged for determining skew information according to at least one of the input signals and the output signals, wherein the skew information is used to control delay amounts corresponding to the input signals or the output signals.

Abstract: A method for calibrating at least one analog-to-digital converting circuit includes: during a wafer level probe testing, inputting at least one calibration signal provided by a wafer level testing machine into the analog-to-digital converting circuit to generate at least one digital signal; and calibrating the analog-to-digital converting circuit according to at least the digital signal. The analog-to-digital converting circuit is applied to a video system or an audio system.

Abstract: A method for calibrating at least one analog-to-digital converting circuit includes: during a wafer level probe testing, inputting at least one calibration signal provided by a wafer level testing machine into the analog-to-digital converting circuit to generate at least one digital signal; and calibrating the analog-to-digital converting circuit according to at least the digital signal. The analog-to-digital converting circuit is applied to a video system or an audio system.

Abstract: A method for calibrating at least one analog-to-digital converting circuits includes: during a wafer level probe testing or a chip level testing, inputting at least one calibration signal into the analog-to-digital converting circuit to generate at least one digital signal; and calibrating gain or offset of the analog-to-digital converting circuit according to at least the digital signal.

Abstract: A method for calibrating at least one analog-to-digital converting circuits includes: during a wafer level probe testing or a chip level testing, inputting at least one calibration signal into the analog-to-digital converting circuit to generate at least one digital signal; and calibrating gain or offset of the analog-to-digital converting circuit according to at least the digital signal.

Abstract: A clamping circuit for restoring the DC level of video input signals. The clamping circuit comprises a coupling capacitor, a latch, a logic element, a charge switch, and a constant current source. The latch is coupled to the coupling capacitor to receive a video input signal therethrough and comprises a bias current source for generating first and second output signals in response to the AC-coupled signal and a reference voltage. The logic element receives the first and second output signals, generating a charging control signal to the charge switch. The charge switch, responsive to the charging control signal, is turned on to direct the current of the bias current source to the coupling capacitor, raising the level of the AC-coupled signal. Meanwhile, the constant current source continuously discharges the coupling capacitor slowly.

Abstract: A clamping circuit for restoring the DC level of video input signals. The clamping circuit comprises a coupling capacitor, a latch, a logic element, a charge switch, and a constant current source. The latch is coupled to the coupling capacitor to receive a video input signal therethrough and comprises a bias current source for generating first and second output signals in response to the AC-coupled signal and a reference voltage. The logic element receives the first and second output signals, generating a charging control signal to the charge switch. The charge switch, responsive to the charging control signal, is turned on to direct the current of the bias current source to the coupling capacitor, raising the level of the AC-coupled signal. Meanwhile, the constant current source continuously discharges the coupling capacitor slowly.

Abstract: A dual supply voltages converter divides a supply voltage by a constant to produce a feature voltage larger than one when the supply voltage is a first voltage and smaller than 1 when the supply voltage is a second voltage and squares the feature voltage for comparing with itself. After squared, a value larger than one will larger than itself and a value small than 1 will smaller than itself. As a result, the supply voltage is determined to be the first or second voltage and thereby to be converted to the desired output voltage.

Abstract: A switching mode N-order circuit comprises a first unit, a second unit and a comparator. The first unit includes an operational amplifier integral circuit to integrate a first voltage. The second unit has one or more stages of subunits in cascade each including an operational amplifier integral circuit to integrate a second voltage stage by stage. Each of the operational amplifier integral circuits is equipped with a switch to be controlled by the comparator to be discharged. The output of the N-order circuit is derived from the output of the second unit.

Abstract: A switching mode N-order circuit comprises a first unit, a second unit and a comparator. The first unit includes an operational amplifier integral circuit to integrate a first voltage. The second unit has one or more stages of subunits in cascade each including an operational amplifier integral circuit to integrate a second voltage stage by stage. Each of the operational amplifier integral circuits is equipped with a switch to be controlled by the comparator to be discharged. The output of the N-order circuit is derived from the output of the second unit.