Patents by Inventor Cheng-Chi Liu

Cheng-Chi Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8605525
    Abstract: A system and method for testing semiconductor memory devices includes a variable voltage input to a memory cell control gate. The voltage to the control gate can be varied from a voltage level used for normal memory cell operation, such as a read operation, to a voltage level that can be used to detect a defect in the memory device. During testing, the voltage level applied to the control gate is lower than the voltage level applied to a second terminal, such as a drain terminal, of the memory cell. In some embodiments, testing for defects can include applying a negative voltage to the control gate, while a positive voltage is applied to the drain terminal, which can reveal the presence of a gate-to-drain leakage defect.
    Type: Grant
    Filed: November 23, 2010
    Date of Patent: December 10, 2013
    Assignee: Macronix International Co., Ltd.
    Inventors: Yin Chin Huang, Chu Pang Huang, Cheng Chi Liu, Min Kuang Li, Chang Chan Yang, Yi Fang Chang
  • Patent number: 8498168
    Abstract: A method of detecting manufacturing defects at a memory array may include utilizing test circuitry to provide a selected voltage as drain bias on a bit-line of the memory array where the memory array is configured to employ a first voltage as the drain bias for a read operation and the selected voltage is higher than the first voltage, and determining whether a leakage current indicative of a manufacturing defect between the bit-line and another component of the memory array is present responsive to providing the selected voltage as the drain bias. A corresponding test device is also provided.
    Type: Grant
    Filed: April 13, 2011
    Date of Patent: July 30, 2013
    Assignee: Macronix International Co., Ltd.
    Inventors: Yin Chin Huang, Chu Pang Huang, Yi Fang Chang, Cheng Chi Liu, Chang Chan Yang, Min Kuang Lee
  • Publication number: 20120263002
    Abstract: A method of detecting manufacturing defects at a memory array may include utilizing test circuitry to provide a selected voltage as drain bias on a bit-line of the memory array where the memory array is configured to employ a first voltage as the drain bias for a read operation and the selected voltage is higher than the first voltage, and determining whether a leakage current indicative of a manufacturing defect between the bit-line and another component of the memory array is present responsive to providing the selected voltage as the drain bias. A corresponding test device is also provided.
    Type: Application
    Filed: April 13, 2011
    Publication date: October 18, 2012
    Inventors: Yin Chin Huang, Chu Pang Huang, Yi Fang Chang, Cheng Chi Liu, Chang Chan Yang, Min Kuang Lee
  • Publication number: 20120127797
    Abstract: A system and method for testing semiconductor memory devices includes a variable voltage input to a memory cell control gate. The voltage to the control gate can be varied from a voltage level used for normal memory cell operation, such as a read operation, to a voltage level that can be used to detect a defect in the memory device. During testing, the voltage level applied to the control gate is lower than the voltage level applied to a second terminal, such as a drain terminal, of the memory cell. In some embodiments, testing for defects can include applying a negative voltage to the control gate, while a positive voltage is applied to the drain terminal, which can reveal the presence of a gate-to-drain leakage defect.
    Type: Application
    Filed: November 23, 2010
    Publication date: May 24, 2012
    Applicant: MACRONIX INTERNATIONAL CO., LTD.
    Inventors: Yin Chin Huang, Chu Pang Huang, Cheng Chi Liu, Min Kuang Li, Chang Chan Yang, Yi Fang Chang
  • Patent number: 7580302
    Abstract: A method for determining read voltage margins in a memory array compares as-read sum codes generated from data read from the memory array with expected sum codes generated from the loaded data. The read voltage (Vt) is stepped and the as-read sum codes are compared to the expected sum codes to determine the Vt range(s) that provides matching sum codes. Multiple read voltage margins (i.e. the read voltage margins between multiple programming levels of the MLC memory array) are determined in a parallel fashion as Vt is stepped across its range.
    Type: Grant
    Filed: October 23, 2006
    Date of Patent: August 25, 2009
    Assignee: Macronix International Co., Ltd.
    Inventors: Wen Chiao Ho, Chin Hung Chang, Cheng-Chi Liu, Kuen-Long Chang, Chun Hsiung Hung
  • Publication number: 20080094891
    Abstract: A method for determining read voltage margins in a memory array compares as-read sum codes generated from data read from the memory array with expected sum codes generated from the loaded data. The read voltage (Vt) is stepped and the as-read sum codes are compared to the expected sum codes to determine the Vt range(s) that provides matching sum codes. Multiple read voltage margins (i.e. the read voltage margins between multiple programming levels of the MLC memory array) are determined in a parallel fashion as Vt is stepped across its range.
    Type: Application
    Filed: October 23, 2006
    Publication date: April 24, 2008
    Applicant: Macronix International Co., Ltd.
    Inventors: Wen-Chiao Ho, Chin-Hung Chang, Cheng-Chi Liu, Kuen-Long Chang, Chun-Hsiung Hung
  • Patent number: D921536
    Type: Grant
    Filed: November 11, 2019
    Date of Patent: June 8, 2021
    Assignee: KWANG YANG MOTOR CO., LTD.
    Inventors: Ping-Huan Chuang, Chu-Chung Yang, Cheng-Chi Liu
  • Patent number: D976756
    Type: Grant
    Filed: March 8, 2021
    Date of Patent: January 31, 2023
    Assignee: KWANG YANG MOTOR CO., LTD.
    Inventors: Chia-Sheng Chen, Chu-Chung Yang, Cheng-Chi Liu
  • Patent number: D1054924
    Type: Grant
    Filed: April 27, 2023
    Date of Patent: December 24, 2024
    Assignee: KWANG YANG MOTOR CO. , LTD.
    Inventors: Ping-Huan Chuang, Bo-Wun Siao, Cheng-Chi Liu
  • Patent number: D1055776
    Type: Grant
    Filed: April 27, 2023
    Date of Patent: December 31, 2024
    Assignee: KWANG YANG MOTOR CO., LTD.
    Inventors: Ping-Huan Chuang, Bo-Wun Siao, Cheng-Chi Liu