Patents by Inventor Cheng-Da Huang
Cheng-Da Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240021246Abstract: A selection circuit includes a main selection circuit and an auxiliary selection circuit. When a first voltage and a second voltage are different, the main selection circuit selects a higher one of the first voltage and the second voltage as an output voltage. When the first voltage and the second voltage are equal, the auxiliary selection circuit generates the output voltage according to the first voltage and the second voltage.Type: ApplicationFiled: May 9, 2023Publication date: January 18, 2024Applicant: eMemory Technology Inc.Inventors: Yu-Ping Huang, Chun-Hung Lin, Cheng-Da Huang
-
Patent number: 11783905Abstract: When a driving circuit of an anti-fuse memory device programs a selected anti-fuse memory cell, voltage differences between unselected bit lines and unselected anti-fuse control lines would be eliminated or decreased to an acceptable value by floating unselected anti-fuse control lines or by applying a second control line voltage to the unselected anti-fuse control lines. Leakage currents flowing from unselected bit lines through ruptured anti-fuse transistors of the anti-fuse memory device to the unselected anti-fuse control lines would be decreased or eliminated, and program disturbance would be avoided.Type: GrantFiled: September 8, 2021Date of Patent: October 10, 2023Assignee: eMemory Technology Inc.Inventors: Chieh-Tse Lee, Ting-Yang Yen, Cheng-Da Huang, Chun-Hung Lin
-
Publication number: 20220199178Abstract: When a driving circuit of an anti-fuse memory device programs a selected anti-fuse memory cell, voltage differences between unselected bit lines and unselected anti-fuse control lines would be eliminated or decreased to an acceptable value by floating unselected anti-fuse control lines or by applying a second control line voltage to the unselected anti-fuse control lines. Leakage currents flowing from unselected bit lines through ruptured anti-fuse transistors of the anti-fuse memory device to the unselected anti-fuse control lines would be decreased or eliminated, and program disturbance would be avoided.Type: ApplicationFiled: September 8, 2021Publication date: June 23, 2022Applicant: eMemory Technology Inc.Inventors: Chieh-Tse Lee, Ting-Yang Yen, Cheng-Da Huang, Chun-Hung Lin
-
Patent number: 11086349Abstract: A reference voltage generator includes an output terminal, a current source, a reference circuit, a protection circuit, and a control circuit. The output terminal outputs a reference voltage. The current source is coupled to the output terminal, and generates a reference current. The reference circuit is coupled to the output terminal, and generates a reference voltage according to the reference current. The protection circuit is coupled to the output terminal, and adjusts a voltage of the output terminal to an operating voltage. The control circuit is coupled to the reference circuit and the protection circuit. The control circuit controls the reference circuit and the protection circuit according to a start signal.Type: GrantFiled: September 1, 2019Date of Patent: August 10, 2021Assignee: eMemory Technology Inc.Inventors: Jen-Yu Peng, Chun-Hung Lin, Cheng-Da Huang
-
Patent number: 11074963Abstract: A non-volatile memory includes a memory cell array, an amplifying circuit and a first multiplexer. The memory cell array includes m×n memory cells. The memory cell array is connected with a control line, m word lines and n local bit lines, wherein m and n are positive integers. The amplifying circuit includes n sensing elements. The n sensing elements are respectively connected between the n local bit lines and n read bit lines. The first multiplexer is connected with the n local bit lines and the n read bit lines. According to a first select signal, the first multiplexer selects one of the n local bit lines to be connected with a first main bit line and selects one of the n read bit lines to be connected with a first main read bit line.Type: GrantFiled: April 1, 2020Date of Patent: July 27, 2021Assignee: EMEMORY TECHNOLOGY INC.Inventors: Yu-Ping Huang, Chun-Hung Lin, Cheng-Da Huang
-
Publication number: 20200365200Abstract: A non-volatile memory includes a memory cell array, an amplifying circuit and a first multiplexer. The memory cell array includes m×n memory cells. The memory cell array is connected with a control line, m word lines and n local bit lines, wherein m and n are positive integers. The amplifying circuit includes n sensing elements. The n sensing elements are respectively connected between the n local bit lines and n read bit lines. The first multiplexer is connected with the n local bit lines and the n read bit lines. According to a first select signal, the first multiplexer selects one of the n local bit lines to be connected with a first main bit line and selects one of the n read bit lines to be connected with a first main read bit line.Type: ApplicationFiled: April 1, 2020Publication date: November 19, 2020Inventors: Yu-Ping HUANG, Chun-Hung LIN, Cheng-Da HUANG
-
Patent number: 10714201Abstract: A memory system includes a plurality of memory cells. A memory cell includes an anti-fuse transistor, a first select unit, and a second select unit. The anti-fuse transistor has a first terminal, a second terminal, and a control terminal coupled to an anti-fuse control line. The first select unit is coupled to the first terminal of the anti-fuse transistor, a first bit line, and an odd word line. The second select unit is coupled to the second terminal of the anti-fuse transistor, a second bit line, and an even word line. During a pre-screen operation of the memory cell, the odd word line and the even word line are at different voltages.Type: GrantFiled: September 17, 2019Date of Patent: July 14, 2020Assignee: eMemory Technology Inc.Inventors: Chieh-Tse Lee, Chun-Hung Lin, Cheng-Da Huang
-
Patent number: 10700080Abstract: A random bit cell includes a random bit cell. The random bit cell includes a volatile memory unit, a first non-volatile memory unit, a second non-volatile memory unit, a first select transistor, and a second select transistor. The first non-volatile memory unit is coupled to a first data terminal of the volatile memory unit, and the second non-volatile memory unit is coupled to a second data terminal of the volatile memory unit. The first select transistor has a first terminal coupled to the first data terminal of the volatile memory unit, a second terminal coupled to a first bit line, and a control terminal coupled to a word line. The second select transistor has a first terminal coupled to the second data terminal of the volatile memory unit, a second terminal coupled to a second bit line, and a control terminal coupled to a word line.Type: GrantFiled: July 17, 2019Date of Patent: June 30, 2020Assignee: eMemory Technology Inc.Inventors: Chien-Han Wu, Chun-Hung Lu, Chun-Hung Lin, Cheng-Da Huang
-
Publication number: 20200159273Abstract: A reference voltage generator includes an output terminal, a current source, a reference circuit, a protection circuit, and a control circuit. The output terminal outputs a reference voltage. The current source is coupled to the output terminal, and generates a reference current. The reference circuit is coupled to the output terminal, and generates a reference voltage according to the reference current. The protection circuit is coupled to the output terminal, and adjusts a voltage of the output terminal to an operating voltage. The control circuit is coupled to the reference circuit and the protection circuit. The control circuit controls the reference circuit and the protection circuit according to a start signal.Type: ApplicationFiled: September 1, 2019Publication date: May 21, 2020Inventors: Jen-Yu Peng, Chun-Hung Lin, Cheng-Da Huang
-
Publication number: 20200126630Abstract: A memory system includes a plurality of memory cells. A memory cell includes an anti-fuse transistor, a first select unit, and a second select unit. The anti-fuse transistor has a first terminal, a second terminal, and a control terminal coupled to an anti-fuse control line. The first select unit is coupled to the first terminal of the anti-fuse transistor, a first bit line, and an odd word line. The second select unit is coupled to the second terminal of the anti-fuse transistor, a second bit line, and an even word line. During a pre-screen operation of the memory cell, the odd word line and the even word line are at different voltages.Type: ApplicationFiled: September 17, 2019Publication date: April 23, 2020Inventors: Chieh-Tse Lee, Chun-Hung Lin, Cheng-Da Huang
-
Publication number: 20200090748Abstract: A random bit cell incudes a random bit cell. The random bit cell includes a volatile memory unit, a first non-volatile memory unit, a second non-volatile memory unit, a first select transistor, and a second select transistor. The first non-volatile memory unit is coupled to a first data terminal of the volatile memory unit, and the second non-volatile memory unit is coupled to a second data terminal of the volatile memory unit. The first select transistor has a first terminal coupled to the first data terminal of the volatile memory unit, a second terminal coupled to a first bit line, and a control terminal coupled to a word line. The second select transistor has a first terminal coupled to the second data terminal of the volatile memory unit, a second terminal coupled to a second bit line, and a control terminal coupled to a word line.Type: ApplicationFiled: July 17, 2019Publication date: March 19, 2020Inventors: Chien-Han Wu, Chun-Hung Lu, Chun-Hung Lin, Cheng-Da Huang
-
Patent number: 10410697Abstract: A sensing circuit includes a sensing stage. The sensing stage includes a voltage clamp, a P-type transistor and an N-type transistor. The voltage clamp receives a first power supply voltage and generates a second power supply voltage. The source terminal of the P-type transistor receives the second power supply voltage. The gate terminal of the P-type transistor receives a cell current from a selected circuit of a non-volatile memory. The drain terminal of the N-type transistor is connected with the drain terminal of the P-type transistor. The gate terminal of the N-type transistor receives a bias voltage. The source terminal of the N-type transistor receives a ground voltage. In a sensing period, the second power supply voltage from the voltage clamp is fixed and lower than the first power supply voltage.Type: GrantFiled: April 2, 2018Date of Patent: September 10, 2019Assignee: EMEMORY TECHNOLOGY INC.Inventors: Chih-Chun Chen, Chun-Hung Lin, Cheng-Da Huang
-
Patent number: 10283511Abstract: A non-volatile memory including memory cells is provided. Each of the memory cells includes a substrate, a floating gate structure, a select gate structure, and a first doped region. The floating gate structure is disposed on the substrate. The select gate structure is disposed on the substrate and located at one side of the floating gate structure. The first doped region is disposed in the substrate at another side of the floating gate structure. The first doped regions between two adjacent memory cells are adjacent to one another and separated from one another.Type: GrantFiled: March 22, 2017Date of Patent: May 7, 2019Assignee: eMemory Technology Inc.Inventors: Yi-Hung Li, Ming-Shan Lo, Cheng-Da Huang
-
Patent number: 10176883Abstract: A power-up sequence protection circuit includes a first transistor, a second transistor, a third transistor, and a fourth transistor. First terminals of the first transistor, the second transistor, and the fourth transistor are coupled for receiving a program voltage. A control terminal of the third transistor is used for receiving a device voltage. A second terminal of the fourth transistor is used for outputting the program voltage when the fourth transistor is turned on. When the program voltage is unexpectedly powered up while the device voltage is not powered up, the first transistor is turned on, the second transistor is turned off, and the fourth transistor is turned off so as to block the program voltage outputted from the second terminal of the fourth transistor.Type: GrantFiled: January 10, 2017Date of Patent: January 8, 2019Assignee: eMemory Technology Inc.Inventors: Chieh-Tse Lee, Chih-Chun Chen, Cheng-Da Huang, Chun-Hung Lin
-
Publication number: 20180315482Abstract: A sensing circuit includes a sensing stage. The sensing stage includes a voltage clamp, a P-type transistor and an N-type transistor. The voltage clamp receives a first power supply voltage and generates a second power supply voltage. The source terminal of the P-type transistor receives the second power supply voltage. The gate terminal of the P-type transistor receives a cell current from a selected circuit of a non-volatile memory. The drain terminal of the N-type transistor is connected with the drain terminal of the P-type transistor. The gate terminal of the N-type transistor receives a bias voltage. The source terminal of the N-type transistor receives a ground voltage. In a sensing period, the second power supply voltage from the voltage clamp is fixed and lower than the first power supply voltage.Type: ApplicationFiled: April 2, 2018Publication date: November 1, 2018Inventors: Chih-Chun CHEN, Chun-Hung Lin, Cheng-Da Huang
-
Publication number: 20180102376Abstract: A non-volatile memory including memory cells is provided. Each of the memory cells includes a substrate, a floating gate structure, a select gate structure, and a first doped region. The floating gate structure is disposed on the substrate. The select gate structure is disposed on the substrate and located at one side of the floating gate structure. The first doped region is disposed in the substrate at another side of the floating gate structure. The first doped regions between two adjacent memory cells are adjacent to one another and separated from one another.Type: ApplicationFiled: March 22, 2017Publication date: April 12, 2018Applicant: eMemory Technology Inc.Inventors: Yi-Hung Li, Ming-Shan Lo, Cheng-Da Huang
-
Patent number: 9792968Abstract: A self-timed reset pulse generator includes a flip-flop, a tracking block, and a tracking circuit. The flip-flop receives an input signal and a feedback signal and outputting a reset signal. The tracking block has replicating cells coupled in series and replicates a structure in an external device. The tracking block has a first terminal and a second terminal. The first terminal and the second terminal are taking from the tracking block at a same location or two different locations. The tracking circuit unit receives the reset signal and receives the first terminal and the second terminal for respectively discharging the tracking block at the first terminal and sensing a voltage level at the second terminal as triggered by the reset signal. A track-out signal serving as the feed back signal is output to the flip-flop when the voltage level is less than or equal to a threshold.Type: GrantFiled: January 16, 2017Date of Patent: October 17, 2017Assignee: eMemory Technology Inc.Inventors: Chih-Chun Chen, Chun-Hung Lin, Cheng-Da Huang
-
Publication number: 20170207773Abstract: A power-up sequence protection circuit includes a first transistor, a second transistor, a third transistor, and a fourth transistor. First terminals of the first transistor, the second transistor, and the fourth transistor are coupled for receiving a program voltage. A control terminal of the third transistor is used for receiving a device voltage. A second terminal of the fourth transistor is used for outputting the program voltage when the fourth transistor is turned on. When the program voltage is unexpectedly powered up while the device voltage is not powered up, the first transistor is turned on, the second transistor is turned off, and the fourth transistor is turned off so as to block the program voltage outputted from the second terminal of the fourth transistor.Type: ApplicationFiled: January 10, 2017Publication date: July 20, 2017Inventors: Chieh-Tse Lee, Chih-Chun Chen, Cheng-Da Huang, Chun-Hung Lin
-
Publication number: 20170206946Abstract: A self-timed reset pulse generator includes a flip-flop, a tracking block, and a tracking circuit. The flip-flop receives an input signal and a feedback signal and outputting a reset signal. The tracking block has replicating cells coupled in series and replicates a structure in an external device. The tracking block has a first terminal and a second terminal. The first terminal and the second terminal are taking from the tracking block at a same location or two different locations. The tracking circuit unit receives the reset signal and receives the first terminal and the second terminal for respectively discharging the tracking block at the first terminal and sensing a voltage level at the second terminal as triggered by the reset signal. A track-out signal serving as the feed back signal is output to the flip-flop when the voltage level is less than or equal to a threshold.Type: ApplicationFiled: January 16, 2017Publication date: July 20, 2017Applicant: eMemory Technology Inc.Inventors: Chih-Chun Chen, Chun-Hung Lin, Cheng-Da Huang
-
Patent number: 9460797Abstract: The invention provides a non-volatile memory cell structure and non-volatile memory apparatus using the same. The non-volatile memory cell structure includes a substrate, first to three wells and first to three transistors. The first to three wells are disposed in the substrate, and the first to three transistors are respectively forming on the first to three wells. The first to third transistors are coupled in series. Wherein, a control end of the first transistor is floated, a control end of the second transistor receives a bias voltage, and a control end of the third transistor is coupled to a word line signal. Moreover, the third well and the second cell are in same type, and the type of the first well is complementary to a type of the third well.Type: GrantFiled: January 27, 2015Date of Patent: October 4, 2016Assignee: eMemory Technology Inc.Inventors: Chih-Chun Chen, Chun-Hung Lin, Cheng-Da Huang