Patents by Inventor Cheng-Hsiang Liu
Cheng-Hsiang Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240135184Abstract: Aspects of the disclosure provide an evolutionary neural architecture search (ENAS) method. For example, the ENAS method can include steps (a) performing one or more evolutionary operations on an initial population of neural architectures to generate offspring neural architectures, (b) evaluating performance of each of the offspring neural architectures to obtain at least one evaluation value of the offspring neural architecture with respect to a performance metric, (c) adjusting the evaluation values of the offspring neural architectures based on at least one constraint on the evaluation values, (d) selecting at least one of the offspring neural architectures as a new population of neural architectures, and (e) outputting the new population of neural architectures as a last population of neural architectures when a stopping criterion is achieved, or (f) iterating steps (a) to (d) with the new population of neural architectures being taken as the initial population of neural architectures.Type: ApplicationFiled: October 5, 2023Publication date: April 25, 2024Applicant: MEDIATEK INC.Inventors: Yun-Chan TSAI, Min-Fong HORNG, Chia-Hsiang LIU, Cheng-Sheng CHAN, ShengJe HUNG
-
Publication number: 20240129632Abstract: A wafer position status inspection apparatus includes a wafer transportation device, a robotic arm rotatably mounted on the wafer transportation device, an image capture device arranged on the robotic arm, a light flashing device arranged at one side of the image capture device, and a status inspection section in information connection with the image capture device. An image capturing direction of the image capture device is set consistent with a gripping direction of the robotic arm, and a light projecting direction of the light flashing device is consistent with the image capturing direction. The light flashing device projects light on a wafer to generate a light-reflecting contour, which is captured by the image capture device to form a wafer contour image based on which the status inspection section acquires a wafer deposition status to identify various wafer statuses including incline, overlap, absence, and warp.Type: ApplicationFiled: October 18, 2022Publication date: April 18, 2024Inventors: Yu-Hsin Liu, Cheng-Hsiang Lu, Daisuke Sasaki
-
Publication number: 20240120304Abstract: The disclosure provides an electronic device and a manufacturing method thereof. The electronic device includes a package structure, a circuit structure, a bonding structure and an external element. The circuit structure is disposed on the package structure and is electrically connected to the package structure. The circuit structure has a recess. The bonding structure includes a first bonding pad and a second bonding pad. The second bonding pad is disposed in the recess, and the second bonding pad is disposed on the first bonding pad. The bonding structure is disposed between the circuit structure and the external element. The external element is electrically connected to the circuit structure through the bonding structure. A width of the first bonding pad is smaller than a width of the second bonding pad.Type: ApplicationFiled: November 24, 2022Publication date: April 11, 2024Applicant: Innolux CorporationInventors: Tzu-Sheng Wu, Haw-Kuen Liu, Chung-Jyh Lin, Cheng-Chi Wang, Wen-Hsiang Liao, Te-Hsun Lin
-
Patent number: 11953740Abstract: A package structure including a photonic, an electronic die, an encapsulant and a waveguide is provided. The photonic die includes an optical coupler. The electronic die is electrically coupled to the photonic die. The encapsulant laterally encapsulates the photonic die and the electronic die. The waveguide is disposed over the encapsulant and includes an upper surface facing away from the encapsulant. The waveguide includes a first end portion and a second end portion, the first end portion is optically coupled to the optical coupler, and the second end portion has a groove on the upper surface.Type: GrantFiled: May 14, 2021Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung-Ming Weng, Chen-Hua Yu, Chung-Shi Liu, Hao-Yi Tsai, Cheng-Chieh Hsieh, Hung-Yi Kuo, Tsung-Yuan Yu, Hua-Kuei Lin, Che-Hsiang Hsu
-
Patent number: 11947173Abstract: A package includes a photonic layer on a substrate, the photonic layer including a silicon waveguide coupled to a grating coupler; an interconnect structure over the photonic layer; an electronic die and a first dielectric layer over the interconnect structure, where the electronic die is connected to the interconnect structure; a first substrate bonded to the electronic die and the first dielectric layer; a socket attached to a top surface of the first substrate; and a fiber holder coupled to the first substrate through the socket, where the fiber holder includes a prism that re-orients an optical path of an optical signal.Type: GrantFiled: May 5, 2023Date of Patent: April 2, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Ming Weng, Chen-Hua Yu, Chung-Shi Liu, Hao-Yi Tsai, Cheng-Chieh Hsieh, Hung-Yi Kuo, Tsung-Yuan Yu, Hua-Kuei Lin, Che-Hsiang Hsu
-
Patent number: 11929271Abstract: An apparatus for inspecting wafer carriers is disclosed. In one example, the apparatus includes: a housing; a load port; a robot arm inside the housing; and a processor. The load port is configured to load a wafer carrier into the housing. The robot arm is configured to move a first camera connected to the robot arm. The first camera is configured to capture a plurality of images of the wafer carrier. The processor is configured to process the plurality of images to inspect the wafer carrier.Type: GrantFiled: July 13, 2020Date of Patent: March 12, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Cheng-Kang Hu, Shou-Wen Kuo, Sheng-Hsiang Chuang, Jiun-Rong Pai, Hsu-Shui Liu
-
Patent number: 11152270Abstract: A monitoring structure for a critical dimension of a lithography process including a dummy pattern layer and a patterned photoresist layer is provided. The dummy pattern layer includes a dummy pattern. The patterned photoresist layer includes at least one monitoring mark located above the dummy pattern. The monitoring mark includes a first portion and a second portion that intersect each other. The first portion extends in a first direction, the second portion extends in a second direction, and the first direction intersects the second direction.Type: GrantFiled: December 1, 2019Date of Patent: October 19, 2021Assignee: Winbond Electronics Corp.Inventors: Li-Chien Wang, Cheng-Hsiang Liu, Meng-Hsien Tsai
-
Publication number: 20210166983Abstract: A monitoring structure for a critical dimension of a lithography process including a dummy pattern layer and a patterned photoresist layer is provided. The dummy pattern layer includes a dummy pattern. The patterned photoresist layer includes at least one monitoring mark located above the dummy pattern. The monitoring mark includes a first portion and a second portion that intersect each other. The first portion extends in a first direction, the second portion extends in a second direction, and the first direction intersects the second direction.Type: ApplicationFiled: December 1, 2019Publication date: June 3, 2021Applicant: Winbond Electronics Corp.Inventors: Li-Chien Wang, Cheng-Hsiang Liu, Meng-Hsien Tsai
-
Patent number: 10201086Abstract: An electronic device includes a circuit board having a plurality of conductive contacts, and an electronic component disposed on the circuit board and having a plurality of electrode terminals. The conductive contacts include a plurality of solder pads spaced apart from each other, and are coupled to the electrode terminals, respectively. The stress generated by any one of the electrode terminals is distributed to all of the solder pads so as to prevent the electronic component from being offset during an assembly process.Type: GrantFiled: October 17, 2016Date of Patent: February 5, 2019Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Lu-Yi Chen, Cheng-Hsiang Liu, Chang-Lun Lu, Jun-Cheng Liao, Cheng-Yi Chen
-
Publication number: 20180042112Abstract: An electronic device includes a circuit board having a plurality of conductive contacts, and an electronic component disposed on the circuit board and having a plurality of electrode terminals. The conductive contacts include a plurality of solder pads spaced apart from each other, and are coupled to the electrode terminals, respectively. The stress generated by any one of the electrode terminals is distributed to all of the solder pads so as to prevent the electronic component from being offset during an assembly process.Type: ApplicationFiled: October 17, 2016Publication date: February 8, 2018Inventors: Lu-Yi Chen, Cheng-Hsiang Liu, Chang-Lun Lu, Jun-Cheng Liao, Cheng-Yi Chen
-
Patent number: 8878356Abstract: A package structure is provided, including: a substrate having a ground pad and an MEMS element; a lid disposed on the substrate for covering the MEMS element; a wire segment electrically connected to the ground pad; an encapsulant encapsulating the lid and the wire segment; and a circuit layer formed on the encapsulant and electrically connected to the wire segment and the lid so as to commonly ground the substrate and the lid, thereby releasing accumulated electric charges on the lid so as to improve the reliability of the MEMS system and reduce the number of I/O connections.Type: GrantFiled: October 25, 2012Date of Patent: November 4, 2014Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Hong-Da Chang, Cheng-Hsiang Liu, Kuang-Wei Huang, Chun-Hung Lin, Hsin-Yi Liao
-
Patent number: 8633048Abstract: A fabrication method of a package structure having MEMS elements includes: disposing a plate on top of a wafer having MEMS elements and second alignment keys; cutting the plate to form therein a plurality of openings exposing the second alignment keys; performing a wire bonding process and disposing block bodies corresponding to the second alignment keys, respectively; forming an encapsulant and partially removing the encapsulant and the block bodies from the top of the encapsulant; and aligning through the second alignment keys so as to form on the encapsulant a plurality of metal traces. The present invention eliminates the need to form through holes in a silicon substrate as in the prior art so as to reduce the fabrication costs. Further, since the plate only covers the MEMS elements and the encapsulant is partially removed, the overall thickness and size of the package structure are reduced.Type: GrantFiled: December 8, 2011Date of Patent: January 21, 2014Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Chen-Han Lin, Hong-Da Chang, Cheng-Hsiang Liu, Hsin-Yi Liao, Shih-Kuang Chiu
-
Publication number: 20130341739Abstract: A package structure is provided, including: a substrate having a ground pad and an MEMS element; a lid disposed on the substrate for covering the MEMS element; a wire segment electrically connected to the ground pad; an encapsulant encapsulating the lid and the wire segment; and a circuit layer formed on the encapsulant and electrically connected to the wire segment and the lid so as to commonly ground the substrate and the lid, thereby releasing accumulated electric charges on the lid so as to improve the reliability of the MEMS system and reduce the number of I/O connections.Type: ApplicationFiled: October 25, 2012Publication date: December 26, 2013Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Hong-Da Chang, Cheng-Hsiang Liu, Kuang-Wei Huang, Chun-Hung Lin, Hsin-Yi Liao
-
Publication number: 20130320463Abstract: A package structure includes: a substrate having a plurality of first conductive pads and a plurality of second conductive pads; an MEMS element disposed on the substrate; a cover member disposed on the MEMS element and having a metal layer formed thereon; a plurality of bonding wires electrically connected to the MEMS element and the second conductive pads of the substrate; a plurality of first wire segments, each having one end electrically connected to a corresponding one of the first conductive pads; and an encapsulant formed on the substrate and encapsulating the MEMS element, the cover member, the first wire segments and the bonding wires, wherein the other end of each of the first wire segments is exposed from the encapsulant. Compared with the prior art, the package structure of the present invention has improved overall yield and functionality.Type: ApplicationFiled: August 17, 2012Publication date: December 5, 2013Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Hong-Da Chang, Cheng-Hsiang Liu, Kuang-Wei Huang, Chun-Hung Lin, Hsin-Yi Liao
-
Publication number: 20130017643Abstract: A fabrication method of a package structure having MEMS elements includes: disposing a plate on top of a wafer having MEMS elements and second alignment keys; cutting the plate to form therein a plurality of openings exposing the second alignment keys; performing a wire bonding process and disposing block bodies corresponding to the second alignment keys, respectively; forming an encapsulant and partially removing the encapsulant and the block bodies from the top of the encapsulant; and aligning through the second alignment keys so as to form on the encapsulant a plurality of metal traces. The present invention eliminates the need to form through holes in a silicon substrate as in the prior art so as to reduce the fabrication costs. Further, since the plate only covers the MEMS elements and the encapsulant is partially removed, the overall thickness and size of the package structure are reduced.Type: ApplicationFiled: December 8, 2011Publication date: January 17, 2013Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chen-Han LIN, Hong-Da CHANG, Cheng-Hsiang LIU, Hsin-Yi LIAO, Shih-Kuang CHIU
-
Publication number: 20070131554Abstract: A microfluidic dielecttrophoresis separating device is provided. The microfluidic dielectrophoresis separating device includes a primary passage, at least a secondary passage and at least an electrode assembly. The primary passage has a primary flow containing a plurality of particulates flowing therein. The secondary passage has an input path and an output path and is connected with the primary passage. The electrode assembly generates a dielectrophoresis force to drive a specific one of the particulates into the output path.Type: ApplicationFiled: October 18, 2006Publication date: June 14, 2007Applicant: Industrial Technology Research InstituteInventors: Tung-Ming Yu, Cheng-Hsiang Liu