Abstract: An on-chip integrated semiconductor laser structure and a method for preparing the same. The structure includes: an epitaxial structure including a first N contact layer, a first N confinement layer, a first active region, a first P confinement layer, a first P contact layer, an isolation layer, a second N contact layer, a second N confinement layer, a second active region, a second P confinement layer, and a second P contact layer sequentially deposited on a substrate; a first waveguide and a second waveguide; a first optical grating and a second optical grating; and current injection windows.

Abstract: An on-chip integrated semiconductor laser structure and a method for preparing the same. The structure includes: an epitaxial structure including a first N contact layer, a first N confinement layer, a first active region, a first P confinement layer, a first P contact layer, an isolation layer, a second N contact layer, a second N confinement layer, a second active region, a second P confinement layer, and a second P contact layer sequentially deposited on a substrate; a first waveguide and a second waveguide; a first optical grating and a second optical grating; and current injection windows.

Abstract: An array substrate includes non-touch-signal-transmitting lines that do not have a function of transmitting a touch signal. The non-touch-signal-transmitting lines are parallel with data lines. By connecting the non-touch-signal-transmitting lines with scan lines, the non-touch-signal-transmitting lines may provide electrical connection between the scan lines and a scan line driving circuit so that the scan line driving circuit and a data line driving chip can be arranged on a same one of edge frame parts or two opposite ones of the edge frame parts. Thus, the other ones of the edge frame parts are allowed to have a width of only 0.1-0.3 mm, making it possible to achieve ultra slimming of edge frame for at least two of the edge frame parts.

Abstract: An array substrate includes non-touch-signal-transmitting lines that do not have a function of transmitting a touch signal. The non-touch-signal-transmitting lines are parallel with data lines. By connecting the non-touch-signal-transmitting lines with scan lines, the non-touch-signal-transmitting lines may provide electrical connection between the scan lines and a scan line driving circuit so that the scan line driving circuit and a data line driving chip can be arranged on a same one of edge frame parts or two opposite ones of the edge frame parts. Thus, the other ones of the edge frame parts are allowed to have a width of only 0.1-0.3 mm, making it possible to achieve ultra slimming of edge frame for at least two of the edge frame parts.

Abstract: The present invention discloses an array substrate, a liquid crystal panel and a liquid crystal display. The array substrate includes a main substrate and an auxiliary substrate, and a plurality of gate scan lines are provided on the main substrate; a gate driver circuit and a plurality of first wires connected to the gate driver circuit are provided on the auxiliary substrate; wherein the auxiliary substrate is bonded to the main substrate so that the plurality of first wires are electrically connected to the plurality of gate scan lines, and the auxiliary substrate is a flexible substrate and is capable of being bent and disposed corresponding to the main substrate. The present invention can realize the ultra-narrow frame of the liquid crystal panel and improve the driving ability of the display.

Abstract: A display device, array substrate and manufacturing method thereof are provided. The array substrate includes an active area and a non-active area, and the active area includes a plurality of scan lines and a plurality of data lines intersecting with the plurality of scan lines, and a plurality of pixel units formed by the intersecting plurality of scan lines and plurality of data lines; the non-active area includes a driving circuit providing scan signals to the scan lines, and the driving circuit is located along an extension direction of the data lines so as to reduce area size of the non-active area along an extension direction of the scan lines to achieve narrowing border size. As such, the ultra-narrow border for display device is achieved.

Abstract: A low temperature poly-silicon (LTPS) array substrate is provided. The LTPS array substrate includes a substrate, a gate electrode insulating layer, an interlayer insulating layer, an organic layer, and a plurality of pressure sensitive plates that are stacked on one another. The pressure sensitive plates are formed on the organic layer. The LTPS array substrate further includes a metal layer formed on the organic layer, and the metal layer has a pattern of a plurality of common electrodes and a plurality of pressure sensitive lines that are insulated from each other. The pressure sensitive lines are connected to the pressure sensitive plates.

Abstract: The present disclosure provides an LTPS array substrate, comprising: a substrate; a gate electrode insulating layer; an interlayer insulating layer; an organic layer; a plurality of pressure sensitive plates formed on the organic layer; a metal layer formed on the organic layer and has a pattern of a plurality of planar touch control signal lines and a plurality of touch pressure control signal lines, wherein the touch pressure control signal lines are connected to the pressure sensitive plates; a passivation layer, wherein a plurality of common electrode plates are formed in the passivation layer, and the planar touch control signal lines are connected to the common electrode plates via a plurality of touch control through-holes.

Abstract: A display device, array substrate and manufacturing method thereof are provided. The array substrate includes an active area and a non-active area, and the active area includes a plurality of scan lines and a plurality of data lines intersecting with the plurality of scan lines, and a plurality of pixel units formed by the intersecting plurality of scan lines and plurality of data lines; the non-active area includes a driving circuit providing scan signals to the scan lines, and the driving circuit is located along an extension direction of the data lines so as to reduce area size of the non-active area along an extension direction of the scan lines to achieve narrowing border size. As such, the ultra-narrow border for display device is achieved.

Abstract: The present invention discloses an array substrate, a liquid crystal panel and a liquid crystal display. The array substrate includes a main substrate and an auxiliary substrate, and a plurality of gate scan lines are provided on the main substrate; a gate driver circuit and a plurality of first wires connected to the gate driver circuit are provided on the auxiliary substrate; wherein the auxiliary substrate is bonded to the main substrate so that the plurality of first wires are electrically connected to the plurality of gate scan lines, and the auxiliary substrate is a flexible substrate and is capable of being bent and disposed corresponding to the main substrate. The present invention can realize the ultra-narrow frame of the liquid crystal panel and improve the driving ability of the display.

Abstract: The present disclosure provides an LTPS array substrate, comprising: a substrate; a gate electrode insulating layer; an interlayer insulating layer; an organic layer; a plurality of pressure sensitive plates formed on the organic layer; a metal layer formed on the organic layer and has a pattern of a plurality of planar touch control signal lines and a plurality of touch pressure control signal lines, wherein the touch pressure control signal lines are connected to the pressure sensitive plates; a passivation layer, wherein a plurality of common electrode plates are formed in the passivation layer, and the planar touch control signal lines are connected to the common electrode plates via a plurality of touch control through-holes.

Abstract: A low temperature poly-silicon (LTPS) array substrate is provided. The LTPS array substrate includes a substrate, a gate electrode insulating layer, an interlayer insulating layer, an organic layer, and a plurality of pressure sensitive plates that are stacked on one another. The pressure sensitive plates are formed on the organic layer. The LTPS array substrate further includes a metal layer formed on the organic layer, and the metal layer has a pattern of a plurality of common electrodes and a plurality of pressure sensitive lines that are insulated from each other. The pressure sensitive lines are connected to the pressure sensitive plates.