Patents by Inventor Chenming Zhang
Chenming Zhang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11658677Abstract: A system and method of replicating and cancelling chopping folding error in delta-sigma modulators. The modulator may include a loop filter coupled to a quantizer providing a digital signal, chopper circuitry that chops analog signals of the loop filter at a chopping frequency, and chopping folding error cancellation circuitry that replicates and cancels a chopping folding error of the chopper circuitry to provide a corrected digital signal. A digital chopper or multiplier chops the digital signal to provide a chopped digital signal, and the chopped digital signal is either amplified or multiplied by a gain value or digitally filtered to replicate the chopping folding error, which is then subtracted from the digital signal for correction. The timing and duty cycle of the chopping frequency may be adjusted. Timing and duty cycle adjustment may be calibrated along with the filtering.Type: GrantFiled: September 30, 2021Date of Patent: May 23, 2023Assignee: NXP B.V.Inventors: Lucien Johannes Breems, Marcello Ganzerli, Chenming Zhang, Pierluigi Cenci
-
Publication number: 20230102232Abstract: A system and method of replicating and cancelling chopping folding error in delta-sigma modulators. The modulator may include a loop filter coupled to a quantizer providing a digital signal, chopper circuitry that chops analog signals of the loop filter at a chopping frequency, and chopping folding error cancellation circuitry that replicates and cancels a chopping folding error of the chopper circuitry to provide a corrected digital signal. A digital chopper or multiplier chops the digital signal to provide a chopped digital signal, and the chopped digital signal is either amplified or multiplied by a gain value or digitally filtered to replicate the chopping folding error, which is then subtracted from the digital signal for correction. The timing and duty cycle of the chopping frequency may be adjusted. Timing and duty cycle adjustment may be calibrated along with the filtering.Type: ApplicationFiled: September 30, 2021Publication date: March 30, 2023Inventors: Lucien Johannes Breems, Marcello Ganzerli, Chenming Zhang, Pierluigi Cenci
-
Patent number: 11606102Abstract: A sigma delta modulator comprises an input configured to receive an input analog signal; a summing junction configured to subtract a feedback analog signal from the input analog signal; a first stage including a low pass filter coupled to the summing junction, wherein the low pass filter is configured to generate a first filtered signal; a second stage coupled to the low pass filter, configured to generate a second filtered signal by an active filter; a back-end stage coupled to the second stage, wherein the back-end stage comprises an analog to digital converter configured to convert the 2nd filtered signal to a digital output signal by sampling at a predetermined sampling frequency (fs); and a feedback path for routing the digital output signal to the summing junction, wherein the feedback path comprises a digital to analog converters, DAC, converting the digital output signal to the feedback analog signal.Type: GrantFiled: September 27, 2021Date of Patent: March 14, 2023Assignee: NXP B.V.Inventors: Chenming Zhang, Marcello Ganzerli, Pierluigi Cenci, Lucien Johannes Breems
-
Publication number: 20220416809Abstract: A sigma delta modulator comprises an input configured to receive an input analog signal; a summing junction configured to subtract a feedback analog signal from the input analog signal; a first stage including a low pass filter coupled to the summing junction, wherein the low pass filter is configured to generate a first filtered signal; a second stage coupled to the low pass filter, configured to generate a second filtered signal by an active filter; a back-end stage coupled to the second stage, wherein the back-end stage comprises an analog to digital converter configured to convert the 2nd filtered signal to a digital output signal by sampling at a predetermined sampling frequency(fs); and a feedback path for routing the digital output signal to the summing junction, wherein the feedback path comprises a digital to analog converters, DAC, converting the digital output signal to the feedback analog signal.Type: ApplicationFiled: September 27, 2021Publication date: December 29, 2022Inventors: Chenming Zhang, Marcello Ganzerli, Pierluigi Cenci, Lucien Johannes Breems
-
Techniques for high-speed excess loop delay compensation in sigma-delta analog-to-digital converters
Patent number: 11463101Abstract: The present disclosure relates generally to techniques for continuous-time sigma-delta analog-to-digital converter (ADC). The continuous-time sigma-delta ADC may include a feed-forward capacitor in parallel with a current-steering excess loop delay (ELD) digital-to-analog converter (DAC), and by creating a zero in a transfer function of a Gm cell, both an ELD feedback loop settling and a main feedback loop may be recovered. As a result, the performance and stability of the continuous-time sigma-delta ADC can be achieved. Additionally, a summation node in the continuous-time sigma-delta ADC may offer flexibility in the architecture design of the continuous-time sigma-delta ADC.Type: GrantFiled: January 26, 2021Date of Patent: October 4, 2022Assignee: NXP B.V.Inventors: Chenming Zhang, Lucien Johannes Breems, Muhammed Bolatkale -
TECHNIQUES FOR HIGH-SPEED EXCESS LOOP DELAY COMPENSATION IN SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTERS
Publication number: 20220239314Abstract: The present disclosure relates generally to techniques for continuous-time sigma-delta analog-to-digital converter (ADC). The continuous-time sigma-delta ADC may include a feed-forward capacitor in parallel with a current-steering excess loop delay (ELD) digital-to-analog converter (DAC), and by creating a zero in a transfer function of a Gm cell, both an ELD feedback loop settling and a main feedback loop may be recovered. As a result, the performance and stability of the continuous-time sigma-delta ADC can be achieved. Additionally, a summation node in the continuous-time sigma-delta ADC may offer flexibility in the architecture design of the continuous-time sigma-delta ADC.Type: ApplicationFiled: January 26, 2021Publication date: July 28, 2022Inventors: Chenming ZHANG, Lucien Johannes BREEMS, Muhammed BOLATKALE -
Publication number: 20220239311Abstract: The present disclosure relates generally to techniques for linearizing a digital-to-analog converter (DAC) in a continuous-time sigma-delta ADC. A sigma-delta ADC may be configured with a multibit quantizer for various applications. These applications may require wide-bandwidth high-resolution high-linearity power-efficient ADCs. In some embodiments, a mismatch of a multibit DAC might result in a bottleneck for achieving high linearity performance. Some linearization techniques may achieve high linearity performance. However, for a high-speed sigma-delta ADC, the DAC is configured to be part of a feedback loop. Existing linearization techniques often increase the delay in the feedback loop, which is not desired. Various aspects of the present disclosure provide improvement to linearization techniques by changing the references of the multibit quantizer. As a result, this reduces delay in the feedback loop of the sigma-delta modulator, which is beneficial for high-speed sigma-delta ADCs.Type: ApplicationFiled: January 26, 2021Publication date: July 28, 2022Inventors: Chenming ZHANG, Lucien Johannes BREEMS, Shagun BAJORIA
-
Patent number: 11394395Abstract: The present disclosure relates generally to techniques for linearizing a digital-to-analog converter (DAC) in a continuous-time sigma-delta ADC. A sigma-delta ADC may be configured with a multibit quantizer for various applications. These applications may require wide-bandwidth high-resolution high-linearity power-efficient ADCs. In some embodiments, a mismatch of a multibit DAC might result in a bottleneck for achieving high linearity performance. Some linearization techniques may achieve high linearity performance. However, for a high-speed sigma-delta ADC, the DAC is configured to be part of a feedback loop. Existing linearization techniques often increase the delay in the feedback loop, which is not desired. Various aspects of the present disclosure provide improvement to linearization techniques by changing the references of the multibit quantizer. As a result, this reduces delay in the feedback loop of the sigma-delta modulator, which is beneficial for high-speed sigma-delta ADCs.Type: GrantFiled: January 26, 2021Date of Patent: July 19, 2022Assignee: NXP B.V.Inventors: Chenming Zhang, Lucien Johannes Breems, Shagun Bajoria
-
Patent number: 11278608Abstract: Provided herein are nicotine polymer-stabilized nanoparticles, formulations thereof, and vaccines. Also provided herein are methods of treating and/or preventing nicotine addiction in a subject in need thereof.Type: GrantFiled: January 5, 2017Date of Patent: March 22, 2022Assignee: Virginia Tech Intellectual Properties, Inc.Inventors: Chenming Zhang, Zongmin Zhao, Yun Hu
-
Patent number: 11271585Abstract: A N-bit continuous-time sigma-delta modulator, SDM, (800) includes an input configured to receive an input analog signal (302); a first summing junction (304) configured to subtract a feedback analog signal (303) from the input analog signal (302); a loop filter (306) configured to filter an output signal from the first summing junction (304): an N-bit analog-to-digital converter, ADC, comprising at least one 1-bit ADC configured to convert the filtered analog output signal (309) to a digital output signal (314) where each 1-bit ADC comprises at least one pair of comparator latches (336, 356); and a feedback path (316) for routing the digital output signal to the first summing junction (304). The feedback path (316) includes a plurality of digital-to-analog converters, DACs, configured to convert the digital output signal (314) to an analog form.Type: GrantFiled: October 8, 2020Date of Patent: March 8, 2022Assignee: NXP B.V.Inventors: Chenming Zhang, Lucien Johannes Breems, Muhammed Bolatkale
-
Publication number: 20210388645Abstract: An actuator device includes: a meshing unit configured to mesh with and release a striker, the meshing unit including a latch; an actuator unit including a motor; an output lever configured to rotate to transmit driving force of the motor in the actuator unit to the meshing unit to drive the meshing unit; and a support member both ends of which are coupled to the meshing unit, the support member being configured to support the actuator unit, wherein the output lever is separated from the support member when viewed from an approaching/separating direction of the striker with respect to the meshing unit.Type: ApplicationFiled: June 10, 2021Publication date: December 16, 2021Inventors: Minetaka KATAGAWA, Yohei TSUCHIYA, Chenming ZHANG
-
Publication number: 20210126648Abstract: A N-bit continuous-time sigma-delta modulator, SDM, (800) includes an input configured to receive an input analog signal (302); a first summing junction (304) configured to subtract a feedback analog signal (303) from the input analog signal (302); a loop filter (306) configured to filter an output signal from the first summing junction (304): an N-bit analog-to-digital converter, ADC, comprising at least one 1-bit ADC configured to convert the filtered analog output signal (309) to a digital output signal (314) where each 1-bit ADC comprises at least one pair of comparator latches (336, 356); and a feedback path (316) for routing the digital output signal to the first summing junction (304). The feedback path (316) includes a plurality of digital-to-analog converters, DACs, configured to convert the digital output signal (314) to an analog form.Type: ApplicationFiled: October 8, 2020Publication date: April 29, 2021Inventors: Chenming Zhang, Lucien Johannes Breems, Muhammed Bolatkale
-
Patent number: 10763888Abstract: A method includes using a first feedback loop to compensate for a first excess loop delay (ELD) associated with a first quantizer and a first DAC of the first feedback loop. The first quantizer provides a first quantizer output to a second feedback loop. A second feedback loop compensates for a second ELD associated a second quantizer and a second DAC of the second feedback loop. The second quantizer reduces a metastability error associated with the first quantizer output.Type: GrantFiled: May 9, 2019Date of Patent: September 1, 2020Assignee: NXP B.V.Inventors: Chenming Zhang, Lucien Johannes Breems, Muhammed Bolatkale
-
Publication number: 20190351037Abstract: Provided herein are nicotine polymer-stabilized nanoparticles, formulations thereof, and vaccines. Also provided herein are methods of treating and/or preventing nicotine addiction in a subject in need thereof.Type: ApplicationFiled: January 5, 2017Publication date: November 21, 2019Inventors: Chenming ZHANG, Zongmin ZHAO, Yun HU
-
Patent number: 10443276Abstract: The present invention relates to a vehicle latch device; a vehicle latch device (1) includes a switch plate (46), which is provided in a housing (23), and is able to conduct electricity to a motor (48) or another electrical component in the housing (23) other than the motor 48; and the switch plate (46) is formed separately from the housing (23) and formed by an electrically conductive plate being embedded in a synthetic resin 462 in a state where a portion thereof electrically conductive to the motor or electrical component and a connection terminal portion thereof to outside are exposed. The switch plate (46) is fixed in the housing 23 by engagement means 255, 256, 257, 464a, 465, and 467 that engage the synthetic resin 462 and the housing 23 with each other.Type: GrantFiled: January 6, 2015Date of Patent: October 15, 2019Assignee: Mitsui Kinzoku Act CorporationInventors: Masakazu Akahori, Chenming Zhang
-
Patent number: 10439633Abstract: A multi-bit continuous-time sigma-delta modulator, SDM, includes an input configured to receive an input analog signal; a first summing junction configured to subtract a feedback analog signal from the input analog signal; a loop filter configured to filter an output signal from the first summing junction: an analog-to-digital converter, ADC, configured to convert the filtered analog output signal to a digital output signal; and a feedback path for routing the digital output signal to the first summing junction. The feedback path includes a plurality of digital-to-analog converters, DACs, configured to convert the digital output signal to an analog form. The ADC includes multiple per-bit parallel loops, each loop configured to provide a per-bit current summation of the filtered analog output signal such that an output of the multiple per-bit parallel loops is a multi-bit quantization digital output signal.Type: GrantFiled: March 20, 2018Date of Patent: October 8, 2019Assignee: NXP B.V.Inventors: Lucien Johannes Breems, Muhammed Bolatkale, Chenming Zhang
-
Patent number: 10407950Abstract: A vehicle door latch device includes: a seal sticking portion at which an upper seal portion of a waterproof seal is stuck, and which is provided upward in a protruding manner at an upper portion of a body accommodating portion; an upper positioning unit which is provided at a lower edge and a side edge on an extra-vehicle side of the seal sticking portion, the upper positioning unit being configured to receive and position a lower surface and an end face on the extra-vehicle side of the upper seal; and a side positioning unit which is configured to position a side seal portion of the waterproof seal to be directed diagonally downward, and which is provided on a surface on an intra-vehicle side of the cover where the side seal portion is stuck.Type: GrantFiled: January 6, 2015Date of Patent: September 10, 2019Assignee: Mitsui Kinzoku Act CorporationInventors: Masakazu Akahori, Chenming Zhang
-
Patent number: 10267069Abstract: A door latch actuator comprises a reversible motor, a rotating object, a drive portion and an actuating member. The drive portion comprises two locking/unlocking drive projections and stopping projections. The actuating member comprises a pair of driven portions. When the drive portion is rotated in one direction, one of the locking/unlocking drive projections comes in contact with one of the driven portions to move the actuating member to a lock position. When the actuating member is moved to the lock position, the locking/unlocking drive projection leaves a recess, and the stopping projection comes in contact with the actuating member to stop rotation of the drive portion. When the drive portion rotates in an opposite direction, the other locking/unlocking drive projection comes in contact with the other driven portion, so that the actuating member is moved toward an unlock position.Type: GrantFiled: November 12, 2014Date of Patent: April 23, 2019Assignee: Mitsui Kinzoku Act CorporationInventor: Chenming Zhang
-
Publication number: 20180343013Abstract: A multi-bit continuous-time sigma-delta modulator, SDM, includes an input configured to receive an input analog signal, a first summing junction configured to subtract a feedback analog signal from the input analog signal, a loop filter configured to filter an output signal from the first summing junction: an analog-to-digital converter, ADC, configured to convert the filtered analog output signal to a digital output signal; and a feedback path for routing the digital output signal to the first summing junction. The feedback path includes a plurality of digital-to-analog converters, DACs, configured to convert the digital output signal to an analog form. The ADC includes multiple per-bit parallel loops, each loop configured to provide a per-bit current summation of the filtered analog output signal such that an output of the multiple per-bit parallel loops is a multi-bit quantization digital output signal.Type: ApplicationFiled: March 20, 2018Publication date: November 29, 2018Inventors: Lucien Johannes BREEMS, Muhammed BOLATKALE, Chenming ZHANG
-
Patent number: D970417Type: GrantFiled: March 9, 2021Date of Patent: November 22, 2022Assignee: FCA US LLCInventors: Chenming Zhang, Tome Jovanoski