Patents by Inventor Cheon-Oh Lee
Cheon-Oh Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9071237Abstract: A digital duty cycle correction circuit includes a duty cycle controller and a digital duty control code generator. The duty cycle controller generates first and second output clock signals by compensating duty cycles of first and second input clock signals based on a digital duty control code. The digital duty control code generator generates the digital duty control code based on a frequency value obtained by converting duty cycle information of the first output clock signal and the second output clock signal.Type: GrantFiled: March 13, 2014Date of Patent: June 30, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Cheon-Oh Lee, Tae-Pyeong Kim, Jung-Myung Choi, Sung-Jun Kim, Ho-Bin Song, Han-Kyul Lim
-
Patent number: 8941425Abstract: Provided is a semiconductor device for compensating for an internal skew without training with an external device. The semiconductor device includes a signal generating unit configured to generate and output a reference signal, a first receiving unit configured to receive the reference signal and output a first output signal, a second receiving unit configured to receive the reference signal and output a second output signal, a delay unit configured to delay the first output signal by a certain time and output a delayed signal, a sampling unit configured to sample the second output signal based on the delayed signal and output sampling data, and a skew controlling unit configured to control the delaying unit based on the sampling data.Type: GrantFiled: December 20, 2013Date of Patent: January 27, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Bin Song, Tae-Pyeong Kim, Cheon-Oh Lee
-
Patent number: 8854550Abstract: A data processing device includes a clock converter, a data converter, and an error detector. The clock converter is configured to receive a first clock signal, convert the first clock signal into a second clock signal, and output the second clock signal. The data converter is configured to receive first data, convert the first data into second data using the second clock signal, and output the second data. The error detector is configured to check whether the first clock signal is in a first clock state or a second clock state upon the first data transitioning to a first data state, and output an enable signal to the clock converter upon determining that the first clock signal has transitioned to the first clock state from the second clock state.Type: GrantFiled: November 4, 2013Date of Patent: October 7, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Pyeong Kim, Han-Kyul Lim, Cheon-Oh Lee
-
Publication number: 20140266362Abstract: A digital duty cycle correction circuit includes a duty cycle controller and a digital duty control code generator. The duty cycle controller generates first and second output clock signals by compensating duty cycles of first and second input clock signals based on a digital duty control code. The digital duty control code generator generates the digital duty control code based on a frequency value obtained by converting duty cycle information of the first output clock signal and the second output clock signal.Type: ApplicationFiled: March 13, 2014Publication date: September 18, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Cheon-Oh LEE, Tae-Pyeong KIM, Jung-Myung CHOI, Sung-Jun KIM, Ho-Bin SONG, Han-Kyul LIM
-
Publication number: 20140191788Abstract: Provided is a semiconductor device for compensating for an internal skew without training with an external device. The semiconductor device includes a signal generating unit configured to generate and output a reference signal, a first receiving unit configured to receive the reference signal and output a first output signal, a second receiving unit configured to receive the reference signal and output a second output signal, a delay unit configured to delay the first output signal by a certain time and output a delayed signal, a sampling unit configured to sample the second output signal based on the delayed signal and output sampling data, and a skew controlling unit configured to control the delaying unit based on the sampling data.Type: ApplicationFiled: December 20, 2013Publication date: July 10, 2014Applicant: SAMSUNG ELECTONICS CO., LTD.Inventors: Ho-Bin SONG, Tae-Pyeong KIM, Cheon-Oh LEE
-
Publication number: 20140160356Abstract: A data processing device includes a clock converter, a data converter, ad an error detector. The clock converter is configured to receive a first clock signal, convert the first clock signal into a second clock signal, and output the second clock signal. The data converter is configured to receive first data, convert the first data into second data using the second clock signal, and output the second data. The error detector is configured to check whether the first clock signal is in a first clock state or a second clock state upon the first data transitioning to a first data state, and output an enable signal to the clock converter upon determining that the first clock signal has transitioned to the first clock state from the second clock state.Type: ApplicationFiled: November 4, 2013Publication date: June 12, 2014Applicant: SAMSUNG DISPLAY CO., LTD.Inventors: Tae-Pyeong Kim, Han-Kyul Lim, Cheon-Oh Lee
-
Patent number: 7796063Abstract: A transmission circuit includes a serial clock generator, a serializer and a transmission clock generator. The serial clock generator generates a serial clock. The serializer serializes N-bit parallel data to N-bit serial data in synchronization with the serial clock. The transmission clock generator receives the serial clock to generate a transmission clock that has a same delay as the N-bit serial data, and the data transmission circuit simultaneously transmits the N-bit serial data and the serial clock.Type: GrantFiled: November 6, 2008Date of Patent: September 14, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Seok Kim, Nam-Hyun Kim, Cheon-Oh Lee, Han-Kyul Lim
-
Patent number: 7719321Abstract: A short pulse rejection circuit may include an edge detector, a filter circuit, a comparison circuit, and a gating circuit. The edge detector may delay an input signal to generate a delayed input signal, and detect an edge of the input signal to generate an edge detection signal. The filter circuit may perform a low pass filtering on the edge detection signal to generate a first signal. The comparison circuit may compare the first signal with a reference voltage. The gating circuit may gate the delayed input signal based on an output signal of the comparison circuit. Therefore, the short pulse rejection circuit may have a sufficient setup/hold time margin of a flip-flop, and may sample an input signal even when a state of the input signal does not change during an initial operation.Type: GrantFiled: November 6, 2008Date of Patent: May 18, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Cheon-Oh Lee, Nam-Hyun Kim, Ki-Hong Kim, Jong-Seok Kim, Jin-Ho Oh
-
Publication number: 20090189644Abstract: A short pulse rejection circuit may include an edge detector, a filter circuit, a comparison circuit, and a gating circuit. The edge detector may delay an input signal to generate a delayed input signal, and detect an edge of the input signal to generate an edge detection signal. The filter circuit may perform a low pass filtering on the edge detection signal to generate a first signal. The comparison circuit may compare the first signal with a reference voltage. The gating circuit may gate the delayed input signal based on an output signal of the comparison circuit. Therefore, the short pulse rejection circuit may have a sufficient setup/hold time margin of a flip-flop, and may sample an input signal even when a state of the input signal does not change during an initial operation.Type: ApplicationFiled: November 6, 2008Publication date: July 30, 2009Inventors: Cheon-Oh Lee, Nam-Hyun Kim, Ki-Hong Kim, Jong-Seok Kim, Jin-Ho Oh
-
Publication number: 20090167573Abstract: A data transmission circuit is disclosed. The transmission circuit includes a serial clock generator, a serializer and a transmission clock generator. The serial clock generator generates a serial clock. The serializer serializes N-bit parallel data to N-bit serial data in synchronization with the serial clock. The transmission clock generator receives the serial clock to generate a transmission clock that has a same delay as the N-bit serial data, and the data transmission circuit simultaneously transmits the N-bit serial data and the serial clock.Type: ApplicationFiled: November 6, 2008Publication date: July 2, 2009Inventors: Jong-Seok Kim, Nam-Hyun Kim, Cheon-Oh Lee, Han-Kyul Lim
-
Publication number: 20090072810Abstract: A voltage-drop measuring circuit is capable of measuring a voltage-drop of a power supply voltage caused by a resistance component of a power line. The voltage-drop measuring circuit includes a sensing circuit and a voltage-drop detecting circuit. The sensing circuit includes a sensor configured to generate a sensing voltage received by the sensor from a power pad through a power line between the sensor and the power pad. The voltage-drop detecting circuit is arranged in a neighborhood of a power pad, and is configured to generate a reference voltage, compare the sensing voltage with the reference voltage to detect the voltage-drop, and generate a detecting signal in accordance with the voltage-drop.Type: ApplicationFiled: September 11, 2008Publication date: March 19, 2009Inventors: Cheon-Oh Lee, Nam-Hyun Kim, Dong-Chul Choi
-
Patent number: 7440341Abstract: A semiconductor memory device including a trimmed voltage generator and a method of generating a trimmed voltage in the semiconductor memory device, in which the semiconductor memory device includes a voltage trimming unit, memory cell array, and a trimming current generator. The voltage trimming unit outputs a first trimming current control signal corresponding to a difference between a predetermined internal voltage and an external voltage supplied from outside of the semiconductor memory device in a trimming mode. The memory cell array stores the first trimming current control signal in the trimming mode and outputs a second trimming current control signal corresponding to the first trimming current control signal in a normal mode. The trimming current generator outputs a trimming current corresponding to the first trimming current control signal in the trimming mode and outputs a trimming current corresponding to the second trimming current control signal in the normal mode.Type: GrantFiled: August 23, 2006Date of Patent: October 21, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Cheon-Oh Lee
-
Publication number: 20070047334Abstract: A semiconductor memory device including a trimmed voltage generator and a method of generating a trimmed voltage in the semiconductor memory device, in which the semiconductor memory device includes a voltage trimming unit, memory cell array, and a trimming current generator. The voltage trimming unit outputs a first trimming current control signal corresponding to a difference between a predetermined internal voltage and an external voltage supplied from outside of the semiconductor memory device in a trimming mode. The memory cell array stores the first trimming current control signal in the trimming mode and outputs a second trimming current control signal corresponding to the first trimming current control signal in a normal mode. The trimming current generator outputs a trimming current corresponding to the first trimming current control signal in the trimming mode and outputs a trimming current corresponding to the second trimming current control signal in the normal mode.Type: ApplicationFiled: August 23, 2006Publication date: March 1, 2007Inventor: Cheon-Oh Lee