Patents by Inventor Chi-Chun Hsu
Chi-Chun Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11916415Abstract: A battery charging apparatus includes a battery compartment having a receptacle that is configured to receive a battery pack. The battery charging apparatus includes a first heat exchange module and/or a second heat exchange module. The first heat exchange module includes a plenum surrounding the receptacle, where the plenum includes a chamber to receive a fluid. The plenum also includes a plurality of flow guides disposed in the chamber to define a variable flow passage for the fluid. The second heat exchange module includes a battery connector and a heat sink thermally coupled to the battery connector. The heat sink is arranged to dissipate thermal energy from the battery pack.Type: GrantFiled: November 9, 2016Date of Patent: February 27, 2024Assignee: Gogoro Inc.Inventors: Yu-Jung Wang, Chen-Hsin Hsu, Chi-Chun Chen
-
Patent number: 11314569Abstract: A processor capable of changing redundant processing node comprises a plurality of processing nodes and a plurality of comparators. The plurality of processing nodes comprises a first processing node, a second processing node, and a third processing node, wherein the first processing node performs a first computation, the second processing node selectively performs the first computation or a second computation, and the third processing node performs the second computation. The plurality of comparators comprises a first comparator and a second comparator, wherein the first comparator connects to the first and second processing nodes to compare whether the results of the first computation performed by the first and second processing nodes are identical, and the second comparator connects to the second and third processing nodes to compare whether results of the second computation performed by the second and third processing nodes are identical.Type: GrantFiled: December 27, 2019Date of Patent: April 26, 2022Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Li-Ren Huang, Chi-Chun Hsu
-
Publication number: 20210173732Abstract: A processor capable of changing redundant processing node comprises a plurality of processing nodes and a plurality of comparators. The plurality of processing nodes comprises a first processing node, a second processing node, and a third processing node, wherein the first processing node performs a first computation, the second processing node selectively performs the first computation or a second computation, and the third processing node performs the second computation. The plurality of comparators comprises a first comparator and a second comparator, wherein the first comparator connects to the first and second processing nodes to compare whether the results of the first computation performed by the first and second processing nodes are identical, and the second comparator connects to the second and third processing nodes to compare whether results of the second computation performed by the second and third processing nodes are identical.Type: ApplicationFiled: December 27, 2019Publication date: June 10, 2021Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Li-Ren HUANG, Chi-Chun HSU
-
Patent number: 8867289Abstract: A testing method for a chip with an embedded non-volatile memory and the chip is provided. A remapping circuit and the non-volatile memory are connected to a processor. The non-volatile memory has a test area and an area under test. The test area stores a test program, and the area under test stores data under test. When the processor tests the chip, the processor outputs an original instruction address, and the remapping circuit remaps the original instruction address to generate a remapped instruction address. The processor reads the test program in the test area, and executes the test program to read the data under test in the area under test and to perform a test of toggling the logic circuit.Type: GrantFiled: December 26, 2012Date of Patent: October 21, 2014Assignee: Industrial Technology Research InstituteInventors: Chun-Yen Wu, Chi-Chun Hsu, Po-Sen Huang, Li-Ren Huang, Wen-Dar Hsieh
-
Publication number: 20140126313Abstract: A testing method for a chip with an embedded non-volatile memory and the chip is provided. A remapping circuit and the non-volatile memory are connected to a processor. The non-volatile memory has a test area and an area under test. The test area stores a test program, and the area under test stores data under test. When the processor tests the chip, the processor outputs an original instruction address, and the remapping circuit remaps the original instruction address to generate a remapped instruction address. The processor reads the test program in the test area, and executes the test program to read the data under test in the area under test and to perform a test of toggling the logic circuit.Type: ApplicationFiled: December 26, 2012Publication date: May 8, 2014Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chun-Yen Wu, Chi-Chun HSU, Po-Sen HUANG, Li-Ren HUANG, Wen-Dar HSIEH
-
Publication number: 20100082894Abstract: A system communicating processors is provided. The system comprises a first processor, a second processor, a SRAM and a DMA unit. The DMA unit further comprises a detection unit to determine whether the SRAM is accessed by the second processor, wherein when the SRAM is not accessed by the second processor, the access control of the SRAM is transferred to the DMA unit, and data communication between the first processor and the second processor is transmitted by the DMA unit.Type: ApplicationFiled: September 26, 2008Publication date: April 1, 2010Applicant: MEDIATEK INC.Inventors: Chi-Chun HSU, Hung-Yen CHEN
-
Publication number: 20090094414Abstract: A storage device includes a firmware memory, a buffer memory, a processor and a memory update controller. When the storage device is under a normal mode, the memory update controller is in an idle state. The processor controls the storage device to fetch an update firmware and store the update firmware into the buffer memory. When the storage device is under a firmware update mode, the processor is in an idle state. The memory update controller fetches the update firmware from the buffer memory and stores the update firmware into the firmware memory without the processor executing an update routine code.Type: ApplicationFiled: December 12, 2008Publication date: April 9, 2009Inventors: Chi-Chun Hsu, Wen-Yi Wu
-
Patent number: 7480904Abstract: An optical disc drive includes a firmware memory, a buffer memory, and a system control chip. The system control chip includes a processor and a memory update controller. When the optical disc drive is under a normal mode, the memory update controller is in an idle state. The processor controls the optical disc drive to fetch an update firmware from an optical disc and store the update firmware into the buffer memory. When the optical disc drive is under a firmware update mode, the processor is in an idle state. The memory update controller fetches the update firmware from the buffer memory and stores the update firmware into the firmware memory without the processor executing an update routine code.Type: GrantFiled: April 21, 2005Date of Patent: January 20, 2009Assignee: Mediatek IncorporationInventors: Chi-Chun Hsu, Wen-Yi Wu
-
Publication number: 20090013192Abstract: An integrity check method applied to an electronic device includes: fetching at least one portion of external data into a specific memory, where the external data is stored within the electronic device; during fetching the portion of the external data into the specific memory, checking whether the size of the fetched data in the specific memory reaches a predetermined value, where the predetermined value is less than the total size of the external data; and when the size of the fetched data in the specific memory reaches the predetermined value, enabling an integrity check of the fetched data.Type: ApplicationFiled: July 3, 2007Publication date: January 8, 2009Inventors: Ping-Sheng Chen, Ming-Yang Chao, Chi-Chun Hsu, Yao-Dun Chang, Tse-Hong Wu
-
Publication number: 20080127356Abstract: A method for securing firmware in a memory is provided. Memory data in the memory is checked. If the memory data in the memory meets a criterion, a host is allowed to read and write the entire memory. If not, the host is prevented from reading the entire memory.Type: ApplicationFiled: November 27, 2006Publication date: May 29, 2008Applicant: MEDIATEK INC.Inventors: Chi-Chun Hsu, Yuh-Long Yeh, Ming-Yang Chao
-
Publication number: 20080046771Abstract: A data transmitting end utilizes a clock signal to transmit at least a data signal to a data receiving end. An adjustable delay compensation circuit for compensating data transmission delay between the data transmitting end and the data receiving end includes an adjustable delay circuit, a clock gating circuit, and at least a target signal generating circuit. The adjustable delay circuit is used for delaying the clock signal by a programmable delay amount to generate a target delay signal. The clock gating circuit is used for allowing the clock signal to reach the adjustable delay circuit when receiving a data transmission enabling signal. The target signal generating circuit is used for receiving the data signal and for sampling the data signal according to the target delay signal.Type: ApplicationFiled: August 16, 2006Publication date: February 21, 2008Inventor: Chi-Chun Hsu
-
Publication number: 20060059300Abstract: The present invention discloses an optical disc drive capable of updating firmware, and firmware update method thereof. The disclosed optical disc drive includes a firmware memory, a buffer memory, and a system control chip. The system control chip includes a processor and a memory update controller. When the optical disc drive is under a normal mode, the memory update controller is in an idle state. The processor controls the optical disc drive to fetch an update firmware from an optical disc and store the update firmware into the buffer memory. When the optical disc drive is under a firmware update mode, the processor is in an idle state. The memory update controller fetches the update firmware from the buffer memory and stores the update firmware into the firmware memory without the processor executing an update routine code.Type: ApplicationFiled: April 21, 2005Publication date: March 16, 2006Inventors: Chi-Chun Hsu, Wen-Yi Wu