Patents by Inventor Chi-Liang Pan
Chi-Liang Pan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240071888Abstract: A package structure including a redistribution circuit structure, a wiring substrate, first conductive terminals, an insulating encapsulation, and a semiconductor device is provided. The redistribution circuit structure includes stacked dielectric layers, redistribution wirings and first conductive pads. The first conductive pads are disposed on a surface of an outermost dielectric layer among the stacked dielectric layers, the first conductive pads are electrically connected to outermost redistribution pads among the redistribution wirings by via openings of the outermost dielectric layer, and a first lateral dimension of the via openings is greater than a half of a second lateral dimension of the outermost redistribution pads. The wiring substrate includes second conductive pads. The first conductive terminals are disposed between the first conductive pads and the second conductive pads. The insulating encapsulation is disposed on the surface of the redistribution circuit structure.Type: ApplicationFiled: August 28, 2022Publication date: February 29, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien-Chang Lin, Yen-Fu Su, Chin-Liang Chen, Wei-Yu Chen, Hsin-Yu Pan, Yu-Min Liang, Hao-Cheng Hou, Chi-Yang Yu
-
Publication number: 20200312734Abstract: A semiconductor package with an internal heat sink has a substrate, a chip and an encapsulation. The substrate has an embedded heat sink, a first wiring surface and a second wiring surface. The embedded heat sink has a first surface and a second surface. The second wiring surface of the substrate and the second surface of the heat sink are coplanar. The chip has an active surface and a rear surface mounted on the first surface of heat sink through a thermal interface material layer and the active surface is electrically connected to the first wiring surface of the substrate. The encapsulation is formed on the first wiring surface of the substrate and the encapsulation encapsulates the chip. The heat generated from the chip is quickly transmitted to the heat sink and dissipated to air through the heat sink. Therefore, a heat dissipation performance of the semiconductor package is increased.Type: ApplicationFiled: March 25, 2019Publication date: October 1, 2020Applicant: Powertech Technology Inc.Inventors: Ting-Feng Su, Chi-Liang Pan
-
Patent number: 10276545Abstract: A semiconductor package including a chip stack, at least one conductive wire, a first insulating encapsulant, a second insulating encapsulant, and a redistribution layer is provided, and a manufacturing method thereof is also provided. The chip stack includes semiconductor chips stacked on top of each other. Each semiconductor chip has an active surface that has at least one bonding region, and each bonding region is exposed by the chip stack. The conductive wire is correspondingly disposed on the bonding region. The first insulating encapsulant encapsulates the bonding region and the conductive wire. At least a portion of each conductive wire is exposed from the first insulating encapsulant. The second insulating encapsulant encapsulates the chip stack and the first insulating encapsulant. The first insulating encapsulant is exposed from the second insulating encapsulant. The redistribution layer is disposed on the first and second insulating encapsulant and electrically coupled to the conductive wire.Type: GrantFiled: March 27, 2018Date of Patent: April 30, 2019Assignee: Powertech Technology Inc.Inventors: Kun-Yung Huang, Chi-Liang Pan, Jing-Hua Cheng, Bin-Hui Tseng
-
Patent number: 10177077Abstract: A chip structure including a chip and a redistribution layer is provided. The chip includes a plurality of pads. The redistribution layer includes a dielectric layer and a plurality of conductive traces. The dielectric layer is disposed on the chip and has a plurality of contact windows located above the pads. The conductive traces are located on the dielectric layer and are electrically coupled to the pads through the contact windows. At least one of the conductive traces includes a body and at least one protrusion coupled to the body, and the at least one protrusion is coupled to an area of the body other than where the contact windows are coupled to on the body.Type: GrantFiled: August 8, 2017Date of Patent: January 8, 2019Assignee: Powertech Technology Inc.Inventors: Chi-Liang Pan, Ting-Feng Su
-
Publication number: 20180301396Abstract: A chip structure including a chip and a redistribution layer is provided. The chip includes a plurality of pads. The redistribution layer includes a dielectric layer and a plurality of conductive traces. The dielectric layer is disposed on the chip and has a plurality of contact windows located above the pads. The conductive traces are located on the dielectric layer and are electrically coupled to the pads through the contact windows. At least one of the conductive traces includes a body and at least one protrusion coupled to the body, and the at least one protrusion is coupled to an area of the body other than where the contact windows are coupled to on the body.Type: ApplicationFiled: August 8, 2017Publication date: October 18, 2018Applicant: Powertech Technology Inc.Inventors: Chi-Liang Pan, Ting-Feng Su
-
Patent number: 7894172Abstract: An ESD protection structure is provided. A substrate includes a first voltage variable material and has a first surface, a second surface substantially paralleled to the first surface and a via connecting the first and second surfaces. A first metal layer is disposed in the substrate for coupling to a ground terminal. The first voltage variable material is in a conductive state when an ESD event occurs, such that the via is electrically connected with the first metal layer to form a discharge path, and the first voltage variable material is in an isolation state when the ESD event is absent, such that the via is electrically isolated from the first metal layer.Type: GrantFiled: August 13, 2008Date of Patent: February 22, 2011Assignee: Industrial Technology Research InstituteInventors: Chi-Liang Pan, Min-Lin Lee, Shinn-Juh Lai, Shih-Hsien Wu, Chen-Hsuan Chiu
-
Patent number: 7649723Abstract: An ESD protection substrate is disclosed. The ESD protection substrate includes a first conductor, a second conductor, a pointed structure, and an ESD protection material. The pointed structure is electrically connected to the first or the second conductor. The ESD protection material is disposed between the first and the second conductors.Type: GrantFiled: March 12, 2008Date of Patent: January 19, 2010Assignee: Industrial Technology Research InstituteInventors: Chen-Hsuan Chiu, Min-Lin Lee, Shinn-Juh Lai, Shih-Hsien Wu, Chi-Liang Pan
-
Publication number: 20090180225Abstract: An ESD protection structure is provided. A substrate includes a first voltage variable material and has a first surface, a second surface substantially paralleled to the first surface and a via connecting the first and second surfaces. A first metal layer is disposed in the substrate for coupling to a ground terminal. The first voltage variable material is in a conductive state when an ESD event occurs, such that the via is electrically connected with the first metal layer to form a discharge path, and the first voltage variable material is in an isolation state when the ESD event is absent, such that the via is electrically isolated from the first metal layer.Type: ApplicationFiled: August 13, 2008Publication date: July 16, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chi-Liang Pan, Min-Lin Lee, Shinn-Juh Lai, Shih-Hsien Wu, Chen-Hsuan Chiu
-
Publication number: 20090097175Abstract: An ESD protection substrate is disclosed. The ESD protection substrate includes a first conductor, a second conductor, a pointed structure, and an ESD protection material. The pointed structure is electrically connected to the first or the second conductor. The ESD protection material is disposed between the first and the second conductors.Type: ApplicationFiled: March 12, 2008Publication date: April 16, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chen-Hsuan Chiu, Min-Lin Lee, Shinn-Juh Lai, Shih-Hsien Wu, Chi-Liang Pan