Patents by Inventor Chia-Tien Peng
Chia-Tien Peng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250148963Abstract: A driving circuit includes a driving transistor, first to third capacitors and first to second switching transistors. The driving transistor is electrically connected between a first driving voltage terminal and a second driving voltage terminal, configured to control a driving current flowing through a light emitting element. The first switching transistor and the first capacitor are connected in series between a first terminal and a gate terminal of the driving transistor. A first terminal of the second capacitor is electrically connected to a gate terminal of the first switching transistor. The second switching transistor is electrically connected between a second terminal of the second capacitor and a first reference voltage terminal. The third capacitor is electrically connected between a gate terminal of the second switch transistor and a sweep signal line.Type: ApplicationFiled: October 14, 2024Publication date: May 8, 2025Inventors: Chih-Lung LIN, Yi-Chien Chen, Sung-Chun Chen, Ming-Yang Deng, Chia-Tien Peng
-
Publication number: 20250148967Abstract: A display driving device includes an emission circuit and a positive feedback circuit. The emission circuit is coupled to a first node. The emission circuit emits light according to a forward signal, a reverse signal, and a voltage level of the first node. The forward signal and the reverse signal are inversed phase of each other. The positive feedback circuit discharges the first node according to sweep signal.Type: ApplicationFiled: October 29, 2024Publication date: May 8, 2025Inventors: Chih-Lung LIN, Cheng-Han KE, Jui-Hung CHANG, Ming-Yang DENG, Chia-Tien PENG
-
Publication number: 20250148968Abstract: A display driving device includes a light emitting circuit, a control circuit, and a boost circuit. The light emitting circuit is coupled to a first node. The light emitting circuit is configured to emit according to a first emission signal, a second emission signal, and a voltage level at the first node. The control circuit is coupled to a second node. The control circuit is configured to charge the second node according to a sweep signal and the first emission signal. The boost circuit is configured to boost and charge a voltage level at the second node to the first node. The voltage level at the first node is greater than the voltage level at the second node.Type: ApplicationFiled: October 30, 2024Publication date: May 8, 2025Inventors: Chih-Lung Lin, Cheng-Rui Lu, Cheng-Han Ke, Ming-Yang Deng, Chia-Tien Peng
-
Patent number: 12283477Abstract: A method of manufacturing a semiconductor device, including: providing a substrate including a first cell and a second cell; forming a plurality of first metal strips on a first plane; forming a first trench over a boundary between the first cell and the second cell, wherein a bottom surface of the first trench is located on a second plane over the first plane; filling the first trench with a non-conductive material, resulting in a separating wall; and forming a plurality of second metal strips on a third plane over the second plane, wherein the plurality of second metal strips comprise a first second metal strip and a second second metal strip separated from each other by the separating wall.Type: GrantFiled: June 8, 2023Date of Patent: April 22, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Shih-Wei Peng, Chia-Tien Wu, Jiann-Tyng Tzeng
-
Publication number: 20250111818Abstract: A display device includes an emission circuit, a first control circuit and a second control circuit. The emission circuit is coupled to a first node and is configured to emit light based on an emission signal and a voltage level of the first node. The first control circuit is configured to charge the first node based on a sweep signal and the emission signal. The second control circuit is configured to discharge the first node based on the sweep signal and the emission signal.Type: ApplicationFiled: August 30, 2024Publication date: April 3, 2025Inventors: Chih-Lung LIN, Yi-Jui CHEN, Sung-Chun CHEN, Ming-Yang DENG, Chia-Tien PENG
-
Publication number: 20250029550Abstract: A display panel and a pixel circuit thereof are provided. A pulse width signal generator turns on a charge sharing switch during a light-emitting period, and performs charge sharing with a control end of a positive feedback switch of a positive feedback circuit, so as to control the positive feedback switch to provide a positive feedback voltage to the pulse width signal generator to increase a voltage at an output end of the pulse width signal generator and thus to accelerate a rising speed of a voltage for controlling a driving current generator to provide a driving current.Type: ApplicationFiled: July 16, 2024Publication date: January 23, 2025Applicant: AUO CorporationInventors: Chih-Lung Lin, Yi-Jui Chen, Cheng-Han Ke, Ming-Yang Deng, Chia-Tien Peng
-
Patent number: 11967272Abstract: A sweep voltage generator and a display panel are provided. The sweep voltage generator includes an output node, a current generating block and a voltage regulating block. The output node is used to provide a sweep signal. The current generating block is coupled to the output node, includes a detection path for detecting an output load variation on the output node, and adjusts the sweep signal provided by the output node based on the output load variation. The voltage regulating block is coupled to the output node for regulating a voltage of the output node.Type: GrantFiled: December 9, 2022Date of Patent: April 23, 2024Assignees: AUO Corporation, National Cheng-Kung UniversityInventors: Chih-Lung Lin, Yi-Chen Huang, Chih-I Liu, Po-Cheng Lai, Ming-Yang Deng, Chia-En Wu, Ming-Hung Chuang, Chia-Tien Peng
-
Publication number: 20240029630Abstract: A sweep voltage generator and a display panel are provided. The sweep voltage generator includes an output node, a current generating block and a voltage regulating block. The output node is used to provide a sweep signal. The current generating block is coupled to the output node, includes a detection path for detecting an output load variation on the output node, and adjusts the sweep signal provided by the output node based on the output load variation. The voltage regulating block is coupled to the output node for regulating a voltage of the output node.Type: ApplicationFiled: December 9, 2022Publication date: January 25, 2024Applicants: AUO Corporation, National Cheng-Kung UniversityInventors: Chih-Lung Lin, Yi-Chen Huang, Chih-I Liu, Po-Cheng Lai, Ming-Yang Deng, Chia-En Wu, Ming-Hung Chuang, Chia-Tien Peng
-
Patent number: 9577137Abstract: One aspect of the present invention relates to a photovoltaic cell. In one embodiment, the photovoltaic cell includes a first conductive layer, an N-doped semiconductor layer formed on the first conductive layer, a first silicon layer formed on the N-doped semiconductor layer, a nanocrystalline silicon (nc-Si) layer formed on a first silicon layer, a second silicon layer formed on the nc-Si layer, a P-doped semiconductor layer on the second silicon layer, and a second conductive layer formed on the P-doped semiconductor layer, where one of the first silicon layer and the second silicon layer is formed of amorphous silicon, and the other of the first silicon layer and the second silicon layer formed of polycrystalline silicon.Type: GrantFiled: September 2, 2008Date of Patent: February 21, 2017Assignee: AU OPTRONICS CORPORATIONInventors: An-Thung Cho, Chih-Wei Chao, Chia-Tien Peng, Kun-Chih Lin
-
Patent number: 9252167Abstract: An active device array substrate includes a flexible substrate, a gate electrode, a dielectric layer, a channel layer, a source electrode, a drain electrode, and a pixel electrode. The flexible substrate has a transistor region and a transparent region adjacent to each other. The gate electrode is disposed on the transistor region. The dielectric layer covers the flexible substrate and the gate electrode. A portion of the dielectric layer disposed on the gate electrode has a first thickness. Another portion of the dielectric layer disposed on the transparent region has a second thickness less than the first thickness. The channel layer is disposed above the gate electrode. The source electrode and the drain electrode are electrically connected to the channel layer. The pixel electrode is disposed on the dielectric layer which is disposed on the transparent region. The pixel electrode is electrically connected to the drain electrode.Type: GrantFiled: September 15, 2014Date of Patent: February 2, 2016Assignee: AU OPTRONICS CORPORATIONInventors: Jia-Hong Ye, Ssu-Hui Lu, Wu-Hsiung Lin, Chao-Chien Chiu, Ming-Hsien Lee, Chia-Tien Peng, Wei-Ming Huang
-
Patent number: 9122352Abstract: A method of forming a photo sensor includes the following steps. A substrate is provided, and a first electrode is formed on the substrate. A first silicon-rich dielectric layer is formed on the first electrode for sensing an infrared ray, wherein the first silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second silicon-rich dielectric layer is formed on the first silicon-rich dielectric layer for sensing visible light beams, wherein the second silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second electrode is formed on the second silicon-rich dielectric layer.Type: GrantFiled: November 7, 2014Date of Patent: September 1, 2015Assignee: AU Optronics Corp.Inventors: An-Thung Cho, Chia-Tien Peng, Hung-Wei Tseng, Cheng-Chiu Pai, Yu-Hsuan Li, Chun-Hsiun Chen, Wei-Ming Huang
-
Publication number: 20150062088Abstract: A method of forming a photo sensor includes the following steps. A substrate is provided, and a first electrode is formed on the substrate. A first silicon-rich dielectric layer is formed on the first electrode for sensing an infrared ray, wherein the first silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second silicon-rich dielectric layer is formed on the first silicon-rich dielectric layer for sensing visible light beams, wherein the second silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second electrode is formed on the second silicon-rich dielectric layer.Type: ApplicationFiled: November 7, 2014Publication date: March 5, 2015Inventors: An-Thung Cho, Chia-Tien Peng, Hung-Wei Tseng, Cheng-Chiu Pai, Yu-Hsuan Li, Chun-Hsiun Chen, Wei-Ming Huang
-
Publication number: 20150028336Abstract: An active device array substrate includes a flexible substrate, a gate electrode, a dielectric layer, a channel layer, a source electrode, a drain electrode, and a pixel electrode. The flexible substrate has a transistor region and a transparent region adjacent to each other. The gate electrode is disposed on the transistor region. The dielectric layer covers the flexible substrate and the gate electrode. A portion of the dielectric layer disposed on the gate electrode has a first thickness. Another portion of the dielectric layer disposed on the transparent region has a second thickness less than the first thickness. The channel layer is disposed above the gate electrode. The source electrode and the drain electrode are electrically connected to the channel layer. The pixel electrode is disposed on the dielectric layer which is disposed on the transparent region. The pixel electrode is electrically connected to the drain electrode.Type: ApplicationFiled: September 15, 2014Publication date: January 29, 2015Inventors: Jia-Hong YE, Ssu-Hui LU, Wu-Hsiung LIN, Chao-Chien CHIU, Ming-Hsien LEE, Chia-Tien PENG, Wei-Ming HUANG
-
Patent number: 8907923Abstract: The present invention provides a photo sensor, a method of forming the photo sensor, and a related optical touch device. The photo sensor includes a first electrode, a second electrode, a first silicon-rich dielectric layer and a second silicon-rich dielectric layer. The first silicon-rich dielectric layer is disposed between the first electrode and the second electrode for sensing infrared rays, and the second silicon-rich dielectric layer is disposed between the first silicon-rich dielectric layer and the second electrode for sensing visible light beams. The multi-layer structure including the first silicon-rich dielectric layer and the second silicon-rich dielectric layer enables the single photo sensor to effectively detect both infrared rays and visible light beams. Moreover, the single photo sensor is easily integrated into an optical touch device to form optical touch panel integrated on glass.Type: GrantFiled: March 7, 2010Date of Patent: December 9, 2014Assignee: AU Optronics Corp.Inventors: An-Thung Cho, Chia-Tien Peng, Hung-Wei Tseng, Cheng-Chiu Pai, Yu-Hsuan Li, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8865532Abstract: A method for manufacturing an active device array substrate includes providing a flexible substrate having a transistor region and a transparent region; forming a gate electrode on the transistor region; sequentially forming a dielectric layer and a semiconductor layer to cover the gate electrode and the flexible substrate; removing a part of the semiconductor layer to form a channel layer above the gate electrode and removing a thickness of the dielectric layer disposed on the transparent region, such that a portion of the dielectric layer on the gate electrode has a first thickness, and another portion of the dielectric layer on the transparent region has a second thickness less than the first thickness; respectively forming a source electrode and a drain electrode on opposite sides of the channel layer; and forming a pixel electrode electrically connected to the drain electrode.Type: GrantFiled: September 25, 2012Date of Patent: October 21, 2014Assignee: AU Optronics CorporationInventors: Jia-Hong Ye, Ssu-Hui Lu, Wu-Hsiung Lin, Chao-Chien Chiu, Ming-Hsien Lee, Chia-Tien Peng, Wei-Ming Huang
-
Patent number: 8786820Abstract: A display device includes a substrate, a backplane, a display medium layer, a protective layer, a driving component, a flexible printed circuit (FPC) and a sealant. The backplane and the display medium layer are disposed on the lower side and the upper side of the substrate, respectively. The protective layer covers the display medium layer and prevents moisture and oxygen from permeating into the display medium layer to deteriorate its performance. The sealant surrounds the first side surface of the substrate and the second side surface of the display medium layer, and wraps at least a portion of the driving component and a portion of the FPC. Additionally, a manufacturing method of a display device is also provided.Type: GrantFiled: March 28, 2011Date of Patent: July 22, 2014Assignee: AU Optronics Corp.Inventors: Ho-Chien Wu, Chia-Tien Peng, Chih-Jen Hu
-
Patent number: 8772075Abstract: A display region and a light sensing region are defined in each pixel region of the OLED touch panel of the present invention. The readout thin film transistor of the light sensing region is formed by the same processes with the drive thin film transistor of the display region. The top and bottom electrodes of the optical sensor are formed by the same processes with the top and bottom electrodes of the OLED. Accordingly, the present invention can just add a step of forming the patterned sensing dielectric layer to the processes of forming an OLED panel to integrate the optical sensor into the pixel region of the OLED panel. Thus, an OLED touch panel is formed.Type: GrantFiled: March 4, 2010Date of Patent: July 8, 2014Assignee: AU Optronics Corp.Inventors: An-Thung Cho, Jung-Yen Huang, Chia-Tien Peng, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8692250Abstract: A method for fabricating a TFT array substrate including the following steps is provided. A substrate having a pixel region and a photosensitive region is provided. A first patterned conductive layer is formed on the substrate, wherein the first patterned conductive layer includes a gate electrode disposed in the pixel region and a first electrode disposed in the photosensitive region, and a photosensitive dielectric layer is formed on the first electrode. A gate insulation layer is formed to cover the gate electrode, the photosensitive dielectric layer and the first electrode. A patterned semiconductor layer is formed on the gate insulation layer above the gate electrode. A source electrode and a drain electrode are formed on the patterned semiconductor layer at two sides of the gate electrode, wherein the gate electrode, the source electrode, and the drain electrode constitute a TFT. A second electrode is formed on the photosensitive dielectric layer.Type: GrantFiled: November 12, 2008Date of Patent: April 8, 2014Assignee: Au Optronics CorporationInventors: Ming-Hsien Lee, Ching-Chieh Shih, An-Thung Cho, Chia-Tien Peng, Kun-Chih Lin
-
Publication number: 20140084291Abstract: An active device array substrate includes a flexible substrate, a gate electrode, a dielectric layer, a channel layer, a source electrode, a drain electrode, and a pixel electrode. The flexible substrate has at least one transistor region and at least one transparent region adjacent to each other. The gate electrode is disposed on the transistor region of the flexible substrate. The dielectric layer covers the flexible substrate and the gate electrode. A portion of the dielectric layer disposed on the gate electrode has a first thickness. Another portion of the dielectric layer disposed on the transparent region of the flexible substrate has a second thickness. The second thickness is less than the first thickness. The channel layer is disposed above the gate electrode. The source electrode and the drain electrode are disposed on opposite sides of the channel layer and are electrically connected to the channel layer.Type: ApplicationFiled: September 25, 2012Publication date: March 27, 2014Applicant: AU Optronics CorporationInventors: Jia-Hong YE, Ssu-Hui Lu, Wu-Hsiung Lin, Chao-Chien Chiu, Ming-Hsien Lee, Chia-Tien Peng, Wei-Ming Huang
-
Patent number: 8674964Abstract: An OLED display is proposed. The OLED display includes a gate driver for generating a scanning signal, a source driver for generating a data signal, and a plurality of cells arranged in an array. Each cell includes a first transistor for delivering the data signal when receiving the scanning signal, a second transistor for generating a driving current based on a voltage difference between a first supply voltage signal and the data signal, a storage capacitor coupled between the first transistor and an output end of the driving circuit, for storing the data signal, an organic light emitting diode for generating light based on the driving current, an infrared emitting layer for producing infrared ray, and an infrared sensitive layer for sensing the infrared ray reflected by an object.Type: GrantFiled: July 2, 2010Date of Patent: March 18, 2014Assignee: AU Optronics Corp.Inventors: Jung-yen Huang, An-thung Cho, Shih-feng Hsu, Wei-pang Huang, Chia-tien Peng