Patents by Inventor Chia-Jung Chiu
Chia-Jung Chiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240145403Abstract: An electronic package is provided, in which electronic elements and at least one packaging module including a semiconductor chip and a shielding structure covering the semiconductor chip are disposed on a carrier structure, an encapsulation layer encapsulates the electronic elements and the packaging module, and a shielding layer is formed on the encapsulation layer and in contact with the shielding structure. Therefore, the packaging module includes the semiconductor chip and the shielding structure and has a chip function and a shielding wall function simultaneously.Type: ApplicationFiled: February 6, 2023Publication date: May 2, 2024Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chih-Hsien CHIU, Wen-Jung TSAI, Chih-Chiang HE, Ko-Wei CHANG, Chia-Yang CHEN
-
Publication number: 20230371252Abstract: A three-dimension memory device, a memory circuit and a production method are provided. The three-dimension memory circuit includes a peripheral circuit, a metal layer, a buffer layer, a poly silicon layer, and a via array. The peripheral circuit is disposed on a substrate. The metal layer covers on the peripheral circuit and is electrically coupled to the peripheral circuit. The buffer layer is disposed on the metal layer. The poly silicon layer receives a reference ground voltage and is disposed on the buffer layer. The via array is disposed in the buffer layer and is used to electrically connect the metal layer and the poly silicon layer.Type: ApplicationFiled: May 11, 2022Publication date: November 16, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Kuan-Yuan Shen, Teng-Hao Yeh, Chia-Jung Chiu
-
Publication number: 20230369100Abstract: The present disclosure provides a 3D memory structure such as 3D Flash memory structure applying for 3D AND flash memory and a method of forming the same. An etching stop layer is formed on a substrate including active elements. A stacked layer is formed on the etching stop layer. The stacked layer includes insulation layers and sacrificed layers stacked alternatively on the etching stop layer. A patterning process is performed on the stacked layer to form a first stacked structure above the active elements, a second stacked structure surrounding the first stacked structure, and a trench pattern separating the first stacked structure and the second stacked structure and exposing the etching stop layer. The trench pattern includes asymmetric inner sidewalls and outer sidewalls. The inner sidewalls define sidewalls of the first stacked structure. The outer sidewalls define sidewalls of the second stacked structure that face the first stacked structure.Type: ApplicationFiled: May 12, 2022Publication date: November 16, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Kuan-Yuan Shen, Chung-Hao Fu, Chia-Jung Chiu
-
Publication number: 20230225126Abstract: A three-dimensional AND flash memory device includes a gate stack structure, a charge storage structure, a first conductive pillar and a second conductive pillar, an insulating pillar, and a channel pillar. The gate stack structure includes gate layers and insulating layers stacked alternately with each other. The first and second conductive pillars extend through the gate stack structure. The channel pillar extends through the gate stack structure. The charge storage structure is disposed between the gate stack structure and the channel pillar. The channel pillar includes: a first part and a second part connected each other. The first part is located between the charge storage structure and the insulating pillar. The second part includes a first region electrically connected to the first conductive pillar, and a second region electrically connected to the second conductive pillar. A curvature of the first part is smaller than a curvature of the second part.Type: ApplicationFiled: January 13, 2022Publication date: July 13, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Hang-Ting Lue, Chia-Jung Chiu, Teng-Hao Yeh, Guan-Ru Lee
-
Patent number: 11638379Abstract: A method for forming a memory device is provided. The memory device includes a substrate; a stack including a plurality of conductive layers and a plurality of insulating layers being alternatively stacked on the substrate; a plurality of memory structures formed on the substrate and penetrating the stack; a plurality of isolation structures formed on the substrate and penetrating the stack, wherein the isolation structures dividing the memory structures into a plurality of first memory structures and a plurality of second memory structures; and a plurality of common source pillars formed on the substrate and penetrating the stack, wherein the common source pillars directly contact the isolation structures.Type: GrantFiled: October 27, 2021Date of Patent: April 25, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Min-Feng Hung, Chia-Jung Chiu, Guan-Ru Lee
-
Publication number: 20230106571Abstract: An embodiment of the present disclosure provides a memory device. The memory device comprises a substrate. A plurality of word line layers are disposed over the substrate. An array of vertical NOR columns is in a first area of the plurality of word line layers. Each vertical NOR column in the array of vertical NOR columns includes a first conductive pillar and a second conductive pillar. Each vertical NOR column comprises a first plurality of memory cells arranged in a NOR configuration formed at cross points of word line layers in the plurality of word line layers with the first and second conductive pillars. An array of vertical NAND columns is in a second area of the plurality of word line layers. Each vertical NAND column in the array of vertical NAND columns includes a memory pillar. Each vertical NAND column comprises a second plurality of memory cells arranged in a NAND configuration formed at cross points of word line layers in the plurality of word line layers with the memory pillar.Type: ApplicationFiled: January 18, 2022Publication date: April 6, 2023Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Kuan-Yuan SHEN, Chia-Jung CHIU
-
Publication number: 20230088149Abstract: Provided is a method of forming a three-dimensional (3D) memory device including: forming a discharging layer and a stack structure on a buffer layer; forming vertical channel structures in the stack structure; forming an opening in the stack structure, wherein the opening includes two first trenches extending along a X direction and two second trenches extending along a Y direction, and the two first trenches and the two second trenches are separated from each other; forming an insulating layer on a sidewall of the opening; removing the discharging layer exposed by the insulating layer to form a cavity connecting the two first trenches and the two second trenches, thereby forming a ring-shaped opening; performing a gate replacement process to replace sacrificial layers of the stack structure by conductive layers; and filling an isolating material in the ring-shaped opening to form an isolating ring structure.Type: ApplicationFiled: September 23, 2021Publication date: March 23, 2023Applicant: MACRONIX International Co., Ltd.Inventors: Kuan-Yuan Shen, Chia-Jung Chiu
-
Publication number: 20220052072Abstract: A method for forming a memory device is provided. The memory device includes a substrate; a stack including a plurality of conductive layers and a plurality of insulating layers being alternatively stacked on the substrate; a plurality of memory structures formed on the substrate and penetrating the stack; a plurality of isolation structures formed on the substrate and penetrating the stack, wherein the isolation structures dividing the memory structures into a plurality of first memory structures and a plurality of second memory structures; and a plurality of common source pillars formed on the substrate and penetrating the stack, wherein the common source pillars directly contact the isolation structures.Type: ApplicationFiled: October 27, 2021Publication date: February 17, 2022Inventors: Min-Feng HUNG, Chia-Jung CHIU, Guan-Ru LEE
-
Patent number: 11195847Abstract: A memory device includes a substrate; a stack including a plurality of conductive layers and a plurality of insulating layers being alternatively stacked on the substrate; a plurality of memory structures formed on the substrate and penetrating the stack; a plurality of isolation structures formed on the substrate and penetrating the stack, wherein the isolation structures dividing the memory structures into a plurality of first memory structures and a plurality of second memory structures; and a plurality of common source pillars formed on the substrate and penetrating the stack, wherein the common source pillars directly contact the isolation structures.Type: GrantFiled: May 15, 2019Date of Patent: December 7, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Min-Feng Hung, Chia-Jung Chiu, Guan-Ru Lee
-
Publication number: 20200365611Abstract: A memory device includes a substrate; a stack including a plurality of conductive layers and a plurality of insulating layers being alternatively stacked on the substrate; a plurality of memory structures formed on the substrate and penetrating the stack; a plurality of isolation structures formed on the substrate and penetrating the stack, wherein the isolation structures dividing the memory structures into a plurality of first memory structures and a plurality of second memory structures; and a plurality of common source pillars formed on the substrate and penetrating the stack, wherein the common source pillars directly contact the isolation structures.Type: ApplicationFiled: May 15, 2019Publication date: November 19, 2020Inventors: Min-Feng HUNG, Chia-Jung CHIU, Guan-Ru LEE
-
Patent number: 9123579Abstract: A semiconductor device includes a substrate, a stack structure and a transistor. The substrate includes a first region and a second region. The stack structure is formed over the substrate in the first region. The transistor structure has a gate formed in the second region. A bottom portion of the gate structure is disposed at a height from the substrate that is less than a height between the substrate and a bottom portion of the stack structure.Type: GrantFiled: June 10, 2013Date of Patent: September 1, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Erh-Kun Lai, Chia-Jung Chiu, Chieh Lo
-
Publication number: 20140264615Abstract: A semiconductor device includes a substrate, a stack structure and a transistor. The substrate includes a first region and a second region. The stack structure is formed over the substrate in the first region. The transistor structure has a gate formed in the second region. A bottom portion of the gate structure is disposed at a height from the substrate that is less than a height between the substrate and a bottom portion of the stack structure.Type: ApplicationFiled: June 10, 2013Publication date: September 18, 2014Inventors: ERH-KUN LAI, CHIA-JUNG CHIU, CHIEH LO
-
Publication number: 20120032887Abstract: A touch keyboard including a keyboard pattern and a touch module is provided. A sensing space is located in front of the keyboard pattern. The touch module is disposed at periphery of the keyboard pattern. The touch module includes a light-emitting element, a light guide unit, and an optical detector. The light-emitting element is disposed beside the keyboard pattern and capable of emitting a light beam. The light guide unit is disposed at a side of the keyboard pattern and has a first surface, a second surface, and a light incident surface. The light beam from the light-emitting element is capable of entering the light guide unit through the light incident surface and capable of being transmitted to the sensing space through the first surface. The optical detector is disposed beside the sensing space for sensing the light beam from the sensing space. An electronic device is also provided.Type: ApplicationFiled: July 27, 2011Publication date: February 9, 2012Applicant: YOUNG LIGHTING TECHNOLOGY CORPORATIONInventors: Chia-Jung Chiu, Chih-Jen Tsang