Patents by Inventor Chiara Cerafogli
Chiara Cerafogli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220342561Abstract: Methods, apparatuses, and non-transitory machine-readable media associated with data transmission are described. Data transmission management can include receiving, from an edge device via a radio at a first device, instructions associated with data transmission between a second device in communication with the first device and a cloud service in communication with the first device. Data transmission management can also include managing, at the first device and based on the instructions from the edge device, data received from a memory resource of the second device for transmission to the cloud service and data received from the cloud service for transmission to the memory resource of the second device. Data transmission management can further include enabling transmission of some, none, or all of the data between the cloud service and the memory resource of the second device and vice versa based on the management of the data.Type: ApplicationFiled: April 21, 2021Publication date: October 27, 2022Inventors: Fatma Arzum Simsek-Ege, Carly M. Wantulok, Sumana Adusumilli, Chiara Cerafogli
-
Publication number: 20220277796Abstract: A variety of applications can include a memory device designed to perform sensing of a memory cell of a string of memory cells using a modified shielded bit line sensing operation. The modified shielded bit line sensing operation includes pre-charging a data line corresponding to the string with the string enabled to couple to the data line. The modified shielded bit line sensing operation can be implemented in a hybrid initialization routine for the memory device. The hybrid initialization routine can include a sensing read routine corresponding to an all data line configuration of data lines of the memory device and a modified sensing read routine corresponding to a shielded data line configuration of the data lines with selected strings enabled during pre-charging. A read retry routine associated with the modified sensing read routine can be added to the hybrid initialization routine. Additional devices, systems, and methods are discussed.Type: ApplicationFiled: May 18, 2022Publication date: September 1, 2022Inventors: Shannon Marissa Hansen, Fulvio Rori, Andrea D'Alessandro, Jason Lee Nevill, Chiara Cerafogli
-
Patent number: 11424169Abstract: Some embodiments include apparatuses and methods of fabricating the apparatuses. One of the apparatuses includes a substrate of a semiconductor die; a memory cell portion located over a first portion of the substrate; a conductive pad portion located over a second portion of the substrate and outside the memory cell portion; and a sensor circuit including a portion located over the second portion of the substrate and under the conductive pad portion. The conductive pad portion includes conductive pads. Each of the conductive pads is part of a respective electrical path coupled to a conductive contact of a base outside the substrate.Type: GrantFiled: August 8, 2019Date of Patent: August 23, 2022Assignee: Micron Technology, Inc.Inventors: Chiara Cerafogli, Kenneth William Marr, Brian J. Soderling, Michael P. Violette, Joshua Daniel Tomayer, James E. Davis
-
Patent number: 11355200Abstract: A variety of applications can include a memory device designed to perform sensing of a memory cell of a string of memory cells using a modified shielded bit line sensing operation. The modified shielded bit line sensing operation includes pre-charging a data line corresponding to the string with the string enabled to couple to the data line. The modified shielded bit line sensing operation can be implemented in a hybrid initialization routine for the memory device. The hybrid initialization routine can include a sensing read routine corresponding to an all data line configuration of data lines of the memory device and a modified sensing read routine corresponding to a shielded data line configuration of the data lines with selected strings enabled during pre-charging. A read retry routine associated with the modified sensing read routine can be added to the hybrid initialization routine. Additional devices, systems, and methods are discussed.Type: GrantFiled: August 18, 2020Date of Patent: June 7, 2022Assignee: Micron Technology, Inc.Inventors: Shannon Marissa Hansen, Fulvio Rori, Andrea D'Alessandro, Jason Lee Nevill, Chiara Cerafogli
-
Publication number: 20220130476Abstract: An example method includes, performing a first erase verify on a first set of memory cells of a portion of an array of memory cells, performing a second erase verify on a second set of memory cells of the portion of the array, applying a first erase voltage pulse concurrently to each memory cell in the portion of the array if the first set fails the first erase verify and if the second set fails the second erase verify, and applying a second erase voltage pulse concurrently to each memory cell in the portion of the array if the first set passes the first erase verify and if the second set fails the second erase verify. The second erase voltage pulse is different than the first erase voltage pulse.Type: ApplicationFiled: November 5, 2021Publication date: April 28, 2022Inventors: Fulvio Rori, Chiara Cerafogli
-
Publication number: 20220084896Abstract: A microelectronic chip device includes a semiconductor substrate and multiple on-chip strain sensors (OCSSs) constructed on the substrate at various locations of the substrate. The OCSSs may each include multiple piezoresistive devices configured to sense a strain at a location of the various locations and produce a strain signal representing the strain at that location. A strain measurement circuit may also be constructed on the semiconductor substrate and configured to measure strain parameters from the strain signals produced by the OCSSs. The strain parameters represent the strains at the various location. Values of the strain parameters can be used for analysis of mechanical stress on the chip device.Type: ApplicationFiled: November 24, 2021Publication date: March 17, 2022Inventors: Kenneth William Marr, Chiara Cerafogli, Michele Piccardi, Marco-Domenico Tiburzi, Eric Higgins Freeman, Joshua Daniel Tomayer
-
Publication number: 20220059173Abstract: A variety of applications can include a memory device designed to perform sensing of a memory cell of a string of memory cells using a modified shielded bit line sensing operation. The modified shielded bit line sensing operation includes pre-charging a data line corresponding to the string with the string enabled to couple to the data line. The modified shielded bit line sensing operation can be implemented in a hybrid initialization routine for the memory device. The hybrid initialization routine can include a sensing read routine corresponding to an all data line configuration of data lines of the memory device and a modified sensing read routine corresponding to a shielded data line configuration of the data lines with selected strings enabled during pre-charging. A read retry routine associated with the modified sensing read routine can be added to the hybrid initialization routine. Additional devices, systems, and methods are discussed.Type: ApplicationFiled: August 18, 2020Publication date: February 24, 2022Inventors: Shannon Marissa Hansen, Fulvio Rori, Andrea D'Alessandro, Jason Lee Nevill, Chiara Cerafogli
-
Patent number: 11189536Abstract: A microelectronic chip device includes a semiconductor substrate and multiple on-chip strain sensors (OCSSs) constructed on the substrate at various locations of the substrate. The OCSSs may each include multiple piezoresistive devices configured to sense a strain at a location of the various locations and produce a strain signal representing the strain at that location. A strain measurement circuit may also be constructed on the semiconductor substrate and configured to measure strain parameters from the strain signals produced by the OCSSs. The strain parameters represent the strains at the various location. Values of the strain parameters can be used for analysis of mechanical stress on the chip device.Type: GrantFiled: March 6, 2019Date of Patent: November 30, 2021Assignee: Micron Technology, Inc.Inventors: Kenneth William Marr, Chiara Cerafogli, Michele Piccardi, Marco-Domenico Tiburzi, Eric Higgins Freeman, Joshua Daniel Tomayer
-
Patent number: 11170860Abstract: An example method includes, performing a first erase verify on a first set of memory cells of a portion of an array of memory cells, performing a second erase verify on a second set of memory cells of the portion of the array, applying a first erase voltage pulse concurrently to each memory cell in the portion of the array if the first set fails the first erase verify and if the second set fails the second erase verify, and applying a second erase voltage pulse concurrently to each memory cell in the portion of the array if the first set passes the first erase verify and if the second set fails the second erase verify. The second erase voltage pulse is different than the first erase voltage pulse.Type: GrantFiled: February 11, 2020Date of Patent: November 9, 2021Assignee: Micron Technology, Inc.Inventors: Fulvio Rori, Chiara Cerafogli
-
Publication number: 20210342100Abstract: Devices and techniques for NAND temperature-aware operations are disclosed herein. A device controller can receive a command to write data to a component in the device. A temperature corresponding to the component can be obtained in response to receiving the command. The command can be executed by the controller to write data to the component. Executing the command can include writing the temperature into a management portion of the device that is separate from a user portion of the device to which the data is written.Type: ApplicationFiled: July 12, 2021Publication date: November 4, 2021Inventors: Chiara Cerafogli, Fulvio Rori, Jonathan W. Oh, Giuseppe Cariello
-
Patent number: 11132247Abstract: Aspects of the present disclosure include accessing block data stored in a memory component including memory blocks. The block data identifies bad blocks and reusable bad blocks, the reusable bad blocks having a higher level of reliability than bad blocks. Block selection is performed to select a block based on a block address. Based on the block selection and based on the block data, a tag operation is performed by setting a latch of the selected block to a first state in which access to the selected block is disabled.Type: GrantFiled: July 30, 2018Date of Patent: September 28, 2021Assignee: Micron Technology, Inc.Inventors: Fulvio Rori, Chiara Cerafogli, Scott Anthony Stoller
-
Patent number: 11061606Abstract: Devices and techniques for NAND temperature-aware operations are disclosed herein. A device controller can receive a command to write data to a component in the device. A temperature corresponding to the component can be obtained in response to receiving the command. The command can be executed by the controller to write data to the component. Executing the command can include writing the temperature into a management portion of the device that is separate from a user portion of the device to which the data is written.Type: GrantFiled: June 29, 2018Date of Patent: July 13, 2021Assignee: Micron Technology, Inc.Inventors: Chiara Cerafogli, Fulvio Rori, Jonathan W Oh, Giuseppe Cariello
-
Publication number: 20210124511Abstract: The disclosure describes a programmable power management system for NAND Flash devices. In one embodiment, dedicated match logic is provided to store program counters responsible for peak power consumption of one or more NAND Flash dies. Upon detecting that a current program counter equals a stored program counter, a high current enable signal is toggled causing at least one NAND Flash die to suspend operations, thereby reducing peak power consumption of the NAND Flash device.Type: ApplicationFiled: January 4, 2021Publication date: April 29, 2021Inventors: Giuseppe Cariello, Chiara Cerafogli, Marco Domenico Tiburzi, Fulvio Rori
-
Publication number: 20210043525Abstract: Some embodiments include apparatuses and methods of fabricating the apparatuses. One of the apparatuses includes a substrate of a semiconductor die; a memory cell portion located over a first portion of the substrate; a conductive pad portion located over a second portion of the substrate and outside the memory cell portion; and a sensor circuit including a portion located over the second portion of the substrate and under the conductive pad portion. The conductive pad portion includes conductive pads. Each of the conductive pads is part of a respective electrical path coupled to a conductive contact of a base outside the substrate.Type: ApplicationFiled: August 8, 2019Publication date: February 11, 2021Inventors: Chiara Cerafogli, Kenneth William Marr, Brian J. Soderling, Michael P. Violette, Joshua Daniel Tomayer, James E. Davis
-
Patent number: 10884638Abstract: The disclosure describes a programmable power management system for NAND Flash devices. In one embodiment, dedicated match logic is provided to store program counters responsible for peak power consumption of one or more NAND Flash dies. Upon detecting that a current program counter equals a stored program counter, a high current enable signal is toggled causing at least one NAND Flash die to suspend operations, thereby reducing peak power consumption of the NAND Flash device.Type: GrantFiled: June 25, 2019Date of Patent: January 5, 2021Assignee: Micron Technology, Inc.Inventors: Giuseppe Cariello, Chiara Cerafogli, Marco Domenico Tiburzi, Fulvio Rori
-
Publication number: 20200409577Abstract: The disclosure describes a programmable power management system for NAND Flash devices. In one embodiment, dedicated match logic is provided to store program counters responsible for peak power consumption of one or more NAND Flash dies. Upon detecting that a current program counter equals a stored program counter, a high current enable signal is toggled causing at least one NAND Flash die to suspend operations, thereby reducing peak power consumption of the NAND Flash device.Type: ApplicationFiled: June 25, 2019Publication date: December 31, 2020Inventors: Giuseppe Cariello, Chiara Cerafogli, Marco Domenico Tiburzi, Fulvio Rori
-
Publication number: 20200210105Abstract: Devices and techniques for accelerated memory device trim initialization are described herein. An initialization of a memory device can be started by the memory device. An accelerated trim command can be received at the memory device from a controller. The memory device can refrain from setting a trim in response to receipt of the accelerated trim command. Here, the trim is expected to be set by the controller. The memory device can then complete the initialization after the trim is set by the controller.Type: ApplicationFiled: December 28, 2018Publication date: July 2, 2020Inventors: Fulvio Rori, Chiara Cerafogli, Giuseppe Cariello, Jonathan Parry
-
Publication number: 20200211914Abstract: A microelectronic chip device includes a semiconductor substrate and multiple on-chip strain sensors (OCSS s) constructed on the substrate at various locations of the substrate. The OCSSs may each include multiple piezoresistive devices configured to sense a strain at a location of the various locations and produce a strain signal representing the strain at that location. A strain measurement circuit may also be constructed on the semiconductor substrate and configured to measure strain parameters from the strain signals produced by the OCSSs. The strain parameters represent the strains at the various location. Values of the strain parameters can be used for analysis of mechanical stress on the chip device.Type: ApplicationFiled: March 6, 2019Publication date: July 2, 2020Inventors: Kenneth William Marr, Chiara Cerafogli, Michele Piccardi, Marco-Domenico Tiburzi, Eric Higgins Freeman, Joshua Daniel Tomayer
-
Publication number: 20200176067Abstract: An example method includes, performing a first erase verify on a first set of memory cells of a portion of an array of memory cells, performing a second erase verify on a second set of memory cells of the portion of the array, applying a first erase voltage pulse concurrently to each memory cell in the portion of the array if the first set fails the first erase verify and if the second set fails the second erase verify, and applying a second erase voltage pulse concurrently to each memory cell in the portion of the array if the first set passes the first erase verify and if the second set fails the second erase verify. The second erase voltage pulse is different than the first erase voltage pulse.Type: ApplicationFiled: February 11, 2020Publication date: June 4, 2020Inventors: Fulvio Rori, Chiara Cerafogli
-
Patent number: 10580506Abstract: An example method includes, performing a first erase verify on a first set of memory cells of a portion of an array of memory cells, performing a second erase verify on a second set of memory cells of the portion of the array, applying a first erase voltage pulse concurrently to each memory cell in the portion of the array if the first set fails the first erase verify and if the second set fails the second erase verify, and applying a second erase voltage pulse concurrently to each memory cell in the portion of the array if the first set passes the first erase verify and if the second set fails the second erase verify. The second erase voltage pulse is different than the first erase voltage pulse.Type: GrantFiled: December 7, 2017Date of Patent: March 3, 2020Assignee: Micron Technology, Inc.Inventors: Fulvio Rori, Chiara Cerafogli