Patents by Inventor Chien-Hao Chiu
Chien-Hao Chiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230268892Abstract: A class D amplifier driving circuit is used to generate an output gate driving voltage according to an input voltage that dynamically varies with the amplitude of an audio signal, and the driving voltage is used to drive the high-voltage transistor of the class D amplifier. The class D amplifier driving circuit includes: a reference voltage generation circuit for generating a second reference voltage according to a first reference voltage; a clamping circuit for clamping the input voltage; a low dropout (LDO) linear regulator pre-stage for generating an intermediate voltage according to the second reference voltage; and an LDO linear regulator output stage for generating the driving voltage according to the input voltage and the intermediate voltage.Type: ApplicationFiled: January 19, 2023Publication date: August 24, 2023Inventor: CHIEN-HAO CHIU
-
Publication number: 20230029463Abstract: A connector in an information handling system includes a battery connector, a battery receptacle, and a signal pin structure contact. The battery connector includes a first set of power pins and a first set of signal pins. The battery receptacle includes a second set of power pins and a second set of signal pins. The first and second sets of power pins are coupled together when the battery connector is inserted within the battery receptacle. The signal pin structure contact transitions between an open position and a closed position. The signal pin structure contact couples the first and second sets of signal pins when the signal pin structure contact is in the closed position. A power down signal is provided to components of the information handling system when the signal pin structure contact is in the open position.Type: ApplicationFiled: July 27, 2021Publication date: February 2, 2023Inventors: Chia-Fa Chang, Chia-Liang Lin, Shao-Szu Ho, Chien-Hao Chiu, Hui-Huan Chien
-
Publication number: 20230022911Abstract: An information handling system is configured to implement a battery management method and perform battery management operations including receiving information indicative of an operating system associated with the information handling system and determining a battery behavior environment (BBE) based, at least in part, on the operating system. A battery management unit (BMU) profile associated with the battery behavior environment may be selected, wherein the BMU profile indicates settings for one or more battery management parameters. The BMU is then configured in accordance with the BMU profile and the battery is managed in accordance with the BMU profile.Type: ApplicationFiled: July 23, 2021Publication date: January 26, 2023Applicant: Dell Products L.P.Inventors: Chia-Fa CHANG, Shao-Szu HO, Wen-Yung CHANG, Adolfo S. MONTERO, Chien-Hao CHIU
-
Publication number: 20220404423Abstract: A battery pack for an information handling system includes a battery cell configured to provide current to the information handling system, and a battery management unit including an output to the information handling system. The output provides a maximum continuous current (MCC) indication and a peak power (PP) indication. The battery management unit determines an amount of current that the battery cell provides to the information handling system and determines an optimum MCC value that the battery cell can provide to the information handling system. The battery management unit further provides a first value on the PP indication, the first value being greater than the optimum MCC value, sums the amount of current provided to the information handling system that is in excess of the optimum MCC value, determines that the sum is greater than a threshold, and provides a second value on the PP indication, the second value being less than the optimum MCC value.Type: ApplicationFiled: June 16, 2021Publication date: December 22, 2022Inventors: Wen-Yung Chang, Chin-Jui Liu, Chien-Hao Chiu
-
Patent number: 11489520Abstract: A power switching circuit includes a first switch circuit, a second switch circuit, a control circuit, and a driver circuit. The first switch circuit receives a first power voltage and coupled to an output terminal. The first switch circuit includes a first P-type transistor and a second P-type transistor coupled in series. The second switch circuit receives a second power voltage and coupled to the output terminal. The second switch circuit includes a third P-type transistor and a fourth P-type transistor coupled in series. The control circuit generates a control signal according to an output voltage at the output terminal, a power state signal, and one of the first power voltage and the second power voltage. The driver circuit generates a first driving signal or a second driving signal according to the control signal to control the first switch circuit or the second switch circuit.Type: GrantFiled: July 29, 2021Date of Patent: November 1, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Chien-Hao Chiu
-
Publication number: 20220190820Abstract: A power switching circuit includes a first switch circuit, a second switch circuit, a control circuit, and a driver circuit. The first switch circuit receives a first power voltage and coupled to an output terminal. The first switch circuit includes a first P-type transistor and a second P-type transistor coupled in series. The second switch circuit receives a second power voltage and coupled to the output terminal. The second switch circuit includes a third P-type transistor and a fourth P-type transistor coupled in series. The control circuit generates a control signal according to an output voltage at the output terminal, a power state signal, and one of the first power voltage and the second power voltage. The driver circuit generates a first driving signal or a second driving signal according to the control signal to control the first switch circuit or the second switch circuit.Type: ApplicationFiled: July 29, 2021Publication date: June 16, 2022Inventor: Chien-Hao CHIU
-
Patent number: 11099621Abstract: An information handling system real time clock (RTC)/CMOS circuit is powered from a battery that powers the information handling system. The battery power is supplied through a power management circuit that manages power constraints to the real time clock and that protects the battery from exceeding current and voltage thresholds. A protection integrated circuit selectively cuts off power supply from a power module to the RTC/CMOS circuit if predetermined conditions are detected. The protection circuit may also cutoff all power from battery with a permanent failure option or may itself directly supply power to the real time clock/CMOS circuit.Type: GrantFiled: July 16, 2019Date of Patent: August 24, 2021Assignee: Dell Products L.P.Inventors: Szu Shao Ho, Jui-Chin Fang, Chia Fa Chang, Chien-Hao Chiu, Chia Liang Lin
-
Patent number: 11088407Abstract: In one or more embodiments, one or more systems, methods, and/or processes may determine that a timeout value has been reached; for each battery cell of multiple of battery cells: may determine if a temperature value associated with the battery cell meets or exceeds a threshold temperature value; if the temperature value associated with the battery cell does not meet or exceed the threshold temperature value, may permit the battery cell to be charged and discharged; if the temperature value associated with the battery cell meets or exceeds the threshold temperature value: may increment a temporary fail count associated with the battery cell; and may prevent at least one of charging and discharging the battery cell; may determine if temporary fail count exceeds a temporary fail count threshold; and if the temporary fail count does not exceed the temporary fail count threshold, may permit charging and discharging the battery cell.Type: GrantFiled: May 24, 2019Date of Patent: August 10, 2021Assignee: Dell Products L.P.Inventors: Jui-Chin Fang, Shao Szu Ho, Chia Fa Chang, Chien Hao Chiu, Chia Liang Lin
-
Publication number: 20210018970Abstract: An information handling system real time clock (RTC)/CMOS circuit is powered from a battery that powers the information handling system. The battery power is supplied through a power management circuit that manages power constraints to the real time clock and that protects the battery from exceeding current and voltage thresholds. A protection integrated circuit selectively cuts off power supply from a power module to the RTC/CMOS circuit if predetermined conditions are detected. The protection circuit may also cutoff all power from battery with a permanent failure option or may itself directly supply power to the real time clock/CMOS circuit.Type: ApplicationFiled: July 16, 2019Publication date: January 21, 2021Applicant: Dell Products L.P.Inventors: Szu Shao Ho, Jui-Chin Fang, Chia Fa Chang, Chien-Hao Chiu, Chia Liang Lin
-
Publication number: 20200373632Abstract: In one or more embodiments, one or more systems, methods, and/or processes may determine that a timeout value has been reached; for each battery cell of multiple of battery cells: may determine if a temperature value associated with the battery cell meets or exceeds a threshold temperature value; if the temperature value associated with the battery cell does not meet or exceed the threshold temperature value, may permit the battery cell to be charged and discharged; if the temperature value associated with the battery cell meets or exceeds the threshold temperature value: may increment a temporary fail count associated with the battery cell; and may prevent at least one of charging and discharging the battery cell; may determine if temporary fail count exceeds a temporary fail count threshold; and if the temporary fail count does not exceed the temporary fail count threshold, may permit charging and discharging the battery cell.Type: ApplicationFiled: May 24, 2019Publication date: November 26, 2020Inventors: Jui-Chin Fang, Shao Szu Ho, Chia Fa Chang, Chien Hao Chiu, Chia Liang Lin
-
Patent number: 10170820Abstract: A wireless communication circuit and an electronic device are provided. The wireless communication circuit used for an electronic device includes a wireless transceiver unit used to generate a transmitting signal, an impedance matching unit electronically coupled to the wireless transceiver unit, a coupling unit and a system grounding surface. The impedance matching unit includes at least one impedance, the impedance matching unit is used to convert the transmitting signal to a feeding signal according to the impedance value of at least one impedance. The coupling unit is electronically coupled to the impedance matching unit, to radiate the energy of the feeding signal. The system grounding surface is used to transmit a first electromagnetic wave signal via resonance on the plane of the system grounding surface after receiving the energy of the feeding signal.Type: GrantFiled: December 29, 2016Date of Patent: January 1, 2019Assignee: ASUSTeK COMPUTER INC.Inventors: Shih-Chia Chiu, Shih-Yuan Chen, Skye Hui-Hsin Wu, Chien-Hao Chiu, Wang-Ta Hsieh, Wei-Hsin Shih
-
Patent number: 9800825Abstract: A method of frame rate conversion includes receiving multiple input frames including a previous frame, a current frame and a next frame. A changing trend between the current frame and the previous frame is calculated. The current frame is used for generating one or more than one inserting frame according to the changing trend. The inserting frame is output after outputting the current frame to achieve frame conversion.Type: GrantFiled: March 2, 2015Date of Patent: October 24, 2017Inventors: Chih-Ta Star Sung, Yin-Chun Blue Lan, Yen Chuo, Chien-Hao Chiu
-
Publication number: 20170201006Abstract: A wireless communication circuit and an electronic device are provided. The wireless communication circuit used for an electronic device includes a wireless transceiver unit used to generate a transmitting signal, an impedance matching unit electronically coupled to the wireless transceiver unit, a coupling unit and a system grounding surface. The impedance matching unit includes at least one impedance, the impedance matching unit is used to convert the transmitting signal to a feeding signal according to the impedance value of at least one impedance. The coupling unit is electronically coupled to the impedance matching unit, to radiate the energy of the feeding signal. The system grounding surface is used to transmit a first electromagnetic wave signal via resonance on the plane of the system grounding surface after receiving the energy of the feeding signal.Type: ApplicationFiled: December 29, 2016Publication date: July 13, 2017Inventors: Shih-Chia CHIU, Shih-Yuan CHEN, Skye Hui-Hsin WU, Chien-Hao CHIU, Wang-Ta HSIEH, Wei-Hsin SHIH
-
Publication number: 20160261823Abstract: A method of frame rate conversion includes receiving multiple input frames including a previous frame, a current frame and a next frame. A changing trend between the current frame and the previous frame is calculated. The current frame is used for generating one or more than one inserting frame according to the changing trend. The inserting frame is output after outputting the current frame to achieve frame conversion.Type: ApplicationFiled: March 2, 2015Publication date: September 8, 2016Inventors: Chih-Ta Star Sung, Yin-Chun Blue Lan, Yen Chuo, Chien-Hao Chiu
-
Publication number: 20130112909Abstract: A highly efficient thermoelectric material with one end coated in silver adhesive and placed in a high temperature furnace to heat and diffuse the silver adhesive into the homogeneous thermoelectric material, thereby producing an non-uniform thermoelectric material one-side doped thermoelectric material. The non-uniform thermoelectric material one-side doped thermoelectric material is able to achieve a high thermoelectric figure of merit.Type: ApplicationFiled: June 27, 2012Publication date: May 9, 2013Inventors: Chien-Neng Liao, Hung-Hsien Huang, Li-Chieh Wu, Sin-Shien Lin, Meng-Pei Lu, Chien-Hao Chiu
-
Patent number: 7804360Abstract: The dead-time locking circuit includes phase detector and a delay-comparator. The delay-comparator includes two input ends for receiving phase adjusting signal and the input-exchanging signal received by the class D amplifier. After comparing, the delay-comparator outputs a gate driving signal. The phase detector detects the phase difference between the output signal of the class D amplifier and the gate driving signal of the power transistor of the class D amplifier, and accordingly adjusts the rising/falling edges of the gate driving signal outputted from and the comparator via the charge-pump. In this way, the dead-time can be locked at the predetermined value.Type: GrantFiled: December 1, 2008Date of Patent: September 28, 2010Assignee: Advanced Analog Technology, Inc.Inventor: Chien-Hao Chiu
-
Publication number: 20100085118Abstract: The dead-time locking circuit includes phase detector and a delay-comparator. The delay-comparator includes two input ends for receiving phase adjusting signal and the input-exchanging signal received by the class D amplifier. After comparing, the delay-comparator outputs a gate driving signal. The phase detector detects the phase difference between the output signal of the class D amplifier and the gate driving signal of the power transistor of the class D amplifier, and accordingly adjusts the rising/falling edges of the gate driving signal outputted from and the comparator via the charge-pump. In this way, the dead-time can be locked at the predetermined value.Type: ApplicationFiled: December 1, 2008Publication date: April 8, 2010Inventor: Chien-Hao Chiu