Patents by Inventor Chien-Li Cheng
Chien-Li Cheng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240096827Abstract: In an embodiment, a device includes: a passivation layer on a semiconductor substrate; a first redistribution line on and extending along the passivation layer; a second redistribution line on and extending along the passivation layer; a first dielectric layer on the first redistribution line, the second redistribution line, and the passivation layer; and an under bump metallization having a bump portion and a first via portion, the bump portion disposed on and extending along the first dielectric layer, the bump portion overlapping the first redistribution line and the second redistribution line, the first via portion extending through the first dielectric layer to be physically and electrically coupled to the first redistribution line.Type: ApplicationFiled: December 1, 2023Publication date: March 21, 2024Inventors: Chen-Shien Chen, Ting-Li Yang, Po-Hao Tsai, Chien-Chen Li, Ming-Da Cheng
-
Patent number: 11287873Abstract: A sensing device includes a power supply, a sensing element, a communication element, a controller and a microprocessor. The controller is configured to control the sensing element and the communication element. The microprocessor is configured to be activated from the sleep state periodically according to a time period. The microprocessor is configured to control the power supply to supply power to the controller, the sensing element and the communication element, such that the sensing element senses the environment to acquire a plurality of sensing values. After the communication element transmits the sensing values to a server, the microprocessor controls the power supply to stop supplying power to the controller, the sensing element and the communication element, and also the microprocessor enters the sleep state.Type: GrantFiled: September 26, 2017Date of Patent: March 29, 2022Assignee: AU OPTRONICS CORPORATIONInventors: Tsung-Ta Chen, Chien-Li Cheng, Tien-Yu Lin
-
Publication number: 20200285302Abstract: A sensing device includes a power supply, a sensing element, a communication element, a controller and a microprocessor. The controller is configured to control the sensing element and the communication element. The microprocessor is configured to be activated from the sleep state periodically according to a time period. The microprocessor is configured to control the power supply to supply power to the controller, the sensing element and the communication element, such that the sensing element senses the environment to acquire a plurality of sensing values. After the communication element transmits the sensing values to a server, the microprocessor controls the power supply to stop supplying power to the controller, the sensing element and the communication element, and also the microprocessor enters the sleep state.Type: ApplicationFiled: September 26, 2017Publication date: September 10, 2020Inventors: Tsung-Ta CHEN, Chien-Li CHENG, Tien-Yu LIN
-
Patent number: 7923325Abstract: A deep trench device with a single sided connecting structure. The device comprises a substrate having a trench therein. A buried trench capacitor is disposed in a lower portion of the trench. An asymmetric collar insulator is disposed on an upper portion of the sidewall of the trench. A connecting structure is disposed in the upper portion of the trench, comprising an epitaxial silicon layer disposed on and adjacent to a relatively low portion of the asymmetric collar insulator and a connecting member disposed between the epitaxial silicon layer and a relatively high portion of the asymmetric collar insulator. A conductive layer is disposed between the relatively high and low portions of the asymmetric collar insulator, to electrically connect the buried trench capacitor and the connecting structure. A cap layer is disposed on the connecting structure. A fabrication method for a deep trench device is also disclosed.Type: GrantFiled: October 2, 2009Date of Patent: April 12, 2011Assignee: Nanya Technology CorporationInventors: Shian-Jyh Lin, Chien-Li Cheng
-
Patent number: 7897501Abstract: A method of fabricating a semiconductor device is disclosed. The method of fabricating a semiconductor device provides a semiconductor substrate; forming a gate stack overlying the semiconductor substrate; forming spacers each having a first inner spacer and a second outer spacer on sidewalls of the gate stack; forming a protective layer on sidewalls of the spacers, covering a part of the semiconductor substrate, wherein an etching selectivity of the protective layer is higher than that of the first inner spacer.Type: GrantFiled: January 14, 2008Date of Patent: March 1, 2011Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien-Li Cheng, Sun-Jay Chang, Tung-Heng Hsieh, Yung-Shen Chen
-
Patent number: 7795090Abstract: A method of fabricating self-aligned recess utilizing asymmetric poly spacer is disclosed. A semiconductor substrate having thereon a first pad layer and second pad layer is provided. A plurality of trenches is embedded in a memory array region of the semiconductor substrate. Each of the trenches includes a trench top layer that extrudes from a main surface of the semiconductor substrate. Asymmetric poly spacer is formed on one side of the extruding trench top layer and is used, after oxidized, as a mask for forming a recess in close proximity to the trenches.Type: GrantFiled: September 17, 2008Date of Patent: September 14, 2010Assignee: Nanya Technology Corp.Inventors: Shian-Jyh Lin, Chien-Li Cheng, Pei-Ing Lee, Chung-Yuan Lee
-
Patent number: 7679137Abstract: A method of fabricating self-aligned gate trench utilizing TTO poly spacer is disclosed. A semiconductor substrate having thereon a pad oxide layer and pad nitride layer is provided. A plurality of trench capacitors are embedded in a memory array region of the semiconductor substrate. Each of the trench capacitors has a trench top oxide (TTO) that extrudes from a main surface of the semiconductor substrate. Poly spacers are formed on two opposite sides of the extruding TTO and are used, after oxidized, as an etching hard mask for etching a recessed gate trench in close proximity to the trench capacitor.Type: GrantFiled: April 3, 2007Date of Patent: March 16, 2010Assignee: Nanya Technology Corp.Inventors: Pei-Ing Lee, Chien-Li Cheng, Shian-Jyh Lin
-
Publication number: 20100022065Abstract: A deep trench device with a single sided connecting structure. The device comprises a substrate having a trench therein. A buried trench capacitor is disposed in a lower portion of the trench. An asymmetric collar insulator is disposed on an upper portion of the sidewall of the trench. A connecting structure is disposed in the upper portion of the trench, comprising an epitaxial silicon layer disposed on and adjacent to a relatively low portion of the asymmetric collar insulator and a connecting member disposed between the epitaxial silicon layer and a relatively high portion of the asymmetric collar insulator. A conductive layer is disposed between the relatively high and low portions of the asymmetric collar insulator, to electrically connect the buried trench capacitor and the connecting structure. A cap layer is disposed on the connecting structure. A fabrication method for a deep trench device is also disclosed.Type: ApplicationFiled: October 2, 2009Publication date: January 28, 2010Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Shian-Jyh Lin, Chien-LI Cheng
-
Publication number: 20100012179Abstract: A solar cell with high photon utilization includes a substrate, a transparent conductive oxide layer, an anti-reflection coating (ARC) layer and at least one main charge collecting line. The substrate has a front side and a back side. The substrate has a first-type semiconductor layer close to the back side and a second-type semiconductor layer close to the front side. The transparent conductive oxide layer is formed on the front side. The ARC layer is formed on the transparent conductive oxide layer. The main charge collecting line penetrates through the ARC layer and projects from the ARC layer, and the main charge collecting line is electrically connected to the transparent conductive oxide layer. A method of manufacturing the solar cell is also disclosed.Type: ApplicationFiled: February 18, 2009Publication date: January 21, 2010Inventor: Chien-Li Cheng
-
Patent number: 7638391Abstract: A method for fabricating a semiconductor memory device. A pair of neighboring trench capacitors is formed in a substrate. An insulating layer having a pair of connecting structures therein is formed on the substrate, in which the pair of connecting structures is electrically connected to the pair of neighboring trench capacitors. An active layer is formed on the insulating layer between the pair of connecting structures so as to cover the pair of connecting structures. A pair of gate structures is formed on the active layer to electrically connect to the pair of trench capacitors. A semiconductor memory device is also disclosed.Type: GrantFiled: December 5, 2007Date of Patent: December 29, 2009Assignee: Nanya Technology CorporationInventors: Chien-Li Cheng, Shian-Jyh Lin, Ming-Yuan Huang
-
Patent number: 7619271Abstract: A deep trench device with a single sided connecting structure. The device comprises a substrate having a trench therein. A buried trench capacitor is disposed in a lower portion of the trench. An asymmetric collar insulator is disposed on an upper portion of the sidewall of the trench. A connecting structure is disposed in the upper portion of the trench, comprising an epitaxial silicon layer disposed on and adjacent to a relatively low portion of the asymmetric collar insulator and a connecting member disposed between the epitaxial silicon layer and a relatively high portion of the asymmetric collar insulator. A conductive layer is disposed between the relatively high and low portions of the asymmetric collar insulator, to electrically connect the buried trench capacitor and the connecting structure. A cap layer is disposed on the connecting structure. A fabrication method for a deep trench device is also disclosed.Type: GrantFiled: November 15, 2007Date of Patent: November 17, 2009Assignee: Nanya Technology CorporationInventors: Shian-Jyh Lin, Chien-Li Cheng
-
Patent number: 7592233Abstract: A method for forming a memory device with a recessed gate is disclosed. A substrate with a pad layer thereon is provided. The pad layer and the substrate are patterned to form at least two trenches. A deep trench capacitor is formed in each trench. A protrusion is formed on each deep trench capacitor, wherein a top surface level of each protrusion is higher than that of the pad layer. Spacers are formed on sidewalls of the protrusions, and the pad layer and the substrate are etched using the spacers and the protrusions as a mask to form a recess. A recessed gate is formed in the recess.Type: GrantFiled: September 20, 2007Date of Patent: September 22, 2009Assignee: Nanya Technology CorporationInventors: Pei-Ing Lee, Chung-Yuan Lee, Chien-Li Cheng
-
Patent number: 7563686Abstract: A method for forming a memory device with a recessed gate is disclosed. A substrate with a pad layer thereon is provided. The pad layer and the substrate are patterned to form at least two trenches. A deep trench capacitor device is formed in each trench. The pad layer is recessed until upper portions of the deep trench capacitor devices are revealed. Spacers are formed on sidewalls of the upper portions of the deep trench capacitor devices. The pad layer and the substrate are etched using the spacers and the deep trench capacitor devices as a mask to form a recess, and a recessed gate is formed in the recess.Type: GrantFiled: May 31, 2005Date of Patent: July 21, 2009Assignee: Nanya Technology CorporationInventors: Pei-Ing Lee, Chung-Yuan Lee, Chien-Li Cheng
-
Patent number: 7535045Abstract: A checkerboard deep trench dynamic random access memory cell array layout is disclosed, which includes a substrate, a plurality of gate conductor lines disposed on the substrate, a plurality of checkerboard-arranged and staggered deep trench capacitor structures embedded in the substrate under the gate conductor lines, and a plurality of active areas formed in the substrate under the gate conductor lines, alternatively arranged with the deep trench capacitor structures, and electrically connected with an adjacent deep trench capacitor structure. The width of the parts of the gate conductor lines above the deep trench capacitor structures is narrower than that of the parts of the gate conductor lines above the active areas.Type: GrantFiled: July 12, 2007Date of Patent: May 19, 2009Assignee: Nanya Technology Corp.Inventors: Chien-Li Cheng, Chin-Tien Yang, Tzung-Han Lee, Shian-Hau Liao, Chung-Yuan Lee
-
Publication number: 20090026516Abstract: A method for fabricating a semiconductor memory device. A pair of neighboring trench capacitors is formed in a substrate. An insulating layer having a pair of connecting structures therein is formed on the substrate, in which the pair of connecting structures is electrically connected to the pair of neighboring trench capacitors. An active layer is formed on the insulating layer between the pair of connecting structures so as to cover the pair of connecting structures. A pair of gate structures is formed on the active layer to electrically connect to the pair of trench capacitors. A semiconductor memory device is also disclosed.Type: ApplicationFiled: December 5, 2007Publication date: January 29, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Chien-Li CHENG, Shian-Jyh Lin, Ming-Yuan Huang
-
Publication number: 20090014768Abstract: A deep trench device with a single sided connecting structure. The device comprises a substrate having a trench therein. A buried trench capacitor is disposed in a lower portion of the trench. An asymmetric collar insulator is disposed on an upper portion of the sidewall of the trench. A connecting structure is disposed in the upper portion of the trench, comprising an epitaxial silicon layer disposed on and adjacent to a relatively low portion of the asymmetric collar insulator and a connecting member disposed between the epitaxial silicon layer and a relatively high portion of the asymmetric collar insulator. A conductive layer is disposed between the relatively high and low portions of the asymmetric collar insulator, to electrically connect the buried trench capacitor and the connecting structure. A cap layer is disposed on the connecting structure. A fabrication method for a deep trench device is also disclosed.Type: ApplicationFiled: November 15, 2007Publication date: January 15, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Shian-Jyh Lin, Chien-Li Cheng
-
Publication number: 20090011569Abstract: A method of fabricating self-aligned recess utilizing asymmetric poly spacer is disclosed. A semiconductor substrate having thereon a first pad layer and second pad layer is provided. A plurality of trenches is embedded in a memory array region of the semiconductor substrate. Each of the trenches includes a trench top layer that extrudes from a main surface of the semiconductor substrate. Asymmetric poly spacer is formed on one side of the extruding trench top layer and is used, after oxidized, as a mask for forming a recess in close proximity to the trenches.Type: ApplicationFiled: September 17, 2008Publication date: January 8, 2009Inventors: Shian-Jyh Lin, Chien-Li Cheng, Pei-Ing Lee, Chung-Yuan Lee
-
Patent number: 7473598Abstract: A method for forming a stack capacitor includes providing a substrate with a bottom layer, a BPSG layer, a USG layer and a top layer thereon; using the top layer as a hard mask and the substrate as a first etching stop layer to perform a dry etching process to form a tapered trench in the bottom layer, the BPSG layer and the USG layer; removing the top layer to perform a selective wet etching process to partially remove the BPSG layer; depositing conformally a poly-Si layer and filling the trench with a sacrificial layer; removing the poly-Si layer unmasked by the sacrificial layer; using the bottom layer as a second etching stop layer to perform a wet etching process to remove the USG layer and BPSG layer; performing a static drying process; and depositing a dielectric layer and a conductive material to form the stack capacitor.Type: GrantFiled: April 22, 2007Date of Patent: January 6, 2009Assignee: Nanya Technology Corp.Inventors: Shian-Hau Liao, Tsung-Shin Wu, Chih-Chiang Kuo, Chien-Li Cheng
-
Patent number: 7446355Abstract: A method of fabricating self-aligned recess utilizing asymmetric poly spacer is disclosed. A semiconductor substrate having thereon a first pad layer and second pad layer is provided. A plurality of trenches is embedded in a memory array region of the semiconductor substrate. Each of the trenches includes a trench top layer that extrudes from a main surface of the semiconductor substrate. Asymmetric poly spacer is formed on one side of the extruding trench top layer and is used, after oxidized, as a mask for forming a recess in close proximity to the trenches.Type: GrantFiled: November 3, 2006Date of Patent: November 4, 2008Assignee: Nanya Technology Corp.Inventors: Shian-Jyh Lin, Chien-Li Cheng, Pei-Ing Lee, Chung-Yuan Lee
-
Publication number: 20080268602Abstract: A method of fabricating a semiconductor device is disclosed. The method of fabricating a semiconductor device provides a semiconductor substrate; forming a gate stack overlying the semiconductor substrate; forming spacers each having a first inner spacer and a second outer spacer on sidewalls of the gate stack; forming a protective layer on sidewalls of the spacers, covering a part of the semiconductor substrate, wherein an etching selectivity of the protective layer is higher than that of the first inner spacer.Type: ApplicationFiled: January 14, 2008Publication date: October 30, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chien-Li Cheng, Sun-Jay Chang, Tung-Heng Hsieh, Yung-Shun Chen