Patents by Inventor Chien-Wei Li
Chien-Wei Li has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12191393Abstract: A nano-FET and a method of forming is provided. In some embodiments, a nano-FET includes an epitaxial source/drain region contacting ends of a first nanostructure and a second nanostructure. The epitaxial source/drain region may include a first semiconductor material layer of a first semiconductor material, such that the first semiconductor material layer includes a first segment contacting the first nanostructure and a second segment contacting the second nanostructure, wherein the first segment is separated from the second segment. A second semiconductor material layer is formed over the first segment and the second segment. The second semiconductor material layer may include a second semiconductor material having a higher concentration of dopants of a first conductivity type than the first semiconductor material layer. The second semiconductor material layer may have a lower concentration percentage of silicon than the first semiconductor material layer.Type: GrantFiled: April 23, 2021Date of Patent: January 7, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Yan-Ting Lin, Yen-Ru Lee, Chien-Chang Su, Chih-Yun Chin, Chien-Wei Lee, Pang-Yen Tsai, Chii-Horng Li, Yee-Chia Yeo
-
Publication number: 20250006549Abstract: An embodiment is a structure including a first fin over a substrate, a second fin over the substrate, the second fin being adjacent the first fin, an isolation region surrounding the first fin and the second fin, a gate structure along sidewalls and over upper surfaces of the first fin and the second fin, the gate structure defining channel regions in the first fin and the second fin, a source/drain region on the first fin and the second fin adjacent the gate structure, and an air gap separating the source/drain region from a top surface of the substrate.Type: ApplicationFiled: September 16, 2024Publication date: January 2, 2025Inventors: Yen-Ru Lee, Chii-Horng Li, Chien-I Kuo, Li-Li Su, Chien-Chang Su, Heng-Wen Ting, Jung-Chi Tai, Che-Hui Lee, Ying-Wei Li
-
Patent number: 12184166Abstract: A power conversion system with ripple injection includes an AC-DC conversion unit, a voltage regulation unit, at least one DC-DC conversion unit, at least one load, and a first control unit. The voltage regulation unit provides a DC link and receives one portion of an input power as an energy storage power. Each DC-DC conversion unit receives the other portion of the input power as an output power. The at least one load correspondingly receives the output power for being supplied power. The first control unit is coupled to the DC link, the at least one DC-DC conversion unit, and the at least one load. The first control unit controls the at least one DC-DC conversion unit to adjust a magnitude of a ripple of the output power to perform a ripple injection operation according to a magnitude of a ripple of the input power.Type: GrantFiled: January 24, 2022Date of Patent: December 31, 2024Assignee: DELTA ELECTRONICS, INC.Inventors: Yu-Jen Lin, Terng-Wei Tsai, Chia-Hsiong Huang, Cheng-Chung Li, Chien-Hsi Wang
-
Patent number: 12183709Abstract: A chip package structure is provided. The chip package structure includes a chip. The chip package structure includes a conductive ring-like structure over and electrically insulated from the chip. The conductive ring-like structure surrounds a central region of the chip. The chip package structure includes a first solder structure over the conductive ring-like structure. The first solder structure and the conductive ring-like structure are made of different materials.Type: GrantFiled: December 18, 2023Date of Patent: December 31, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Sheng-Yao Yang, Ling-Wei Li, Yu-Jui Wu, Cheng-Lin Huang, Chien-Chen Li, Lieh-Chuan Chen, Che-Jung Chu, Kuo-Chio Liu
-
Publication number: 20240412390Abstract: A method for image alignment is provided. The method for image alignment includes the following stages. A first image with a first property from a first sensor is received. A second image with a second property from a second sensor is received. The first property is similar to the second property. The first feature correspondence between the first image and the second image is calculated. A third image with a third property from the first sensor and a fourth image with a fourth property from the second image sensor are received. The third property is different from the fourth property. Image alignment is performed on the third image and the fourth image based on the first feature correspondence between the first image and the second image.Type: ApplicationFiled: June 8, 2023Publication date: December 12, 2024Inventors: Yen-Yang CHOU, Keh-Tsong LI, Shao-Yang WANG, Chia-Hui KUO, Hung-Chih KO, Pin-Wei CHEN, Yu-Hua HUANG, Yun-I CHOU, Chien-Ho YU, Chi-Cheng JU, Ying-Jui CHEN
-
Publication number: 20240395625Abstract: A device includes a fin over a substrate, the fin including a first end and a second end, wherein the first end of the fin has a convex profile, an isolation region adjacent the fin, a gate structure along sidewalls of the fin and over the top surface of the fin, a gate spacer laterally adjacent the gate structure, and an epitaxial region adjacent the first end of the fin.Type: ApplicationFiled: July 31, 2024Publication date: November 28, 2024Inventors: Kun-Mu Li, Heng-Wen Ting, Hsueh-Chang Sung, Yen-Ru Lee, Chien-Wei Lee
-
Patent number: 12149837Abstract: An auto white balance adjusting method includes acquiring an image, allocating N windows inside the image according to color information of the image, filtering out M windows from the N windows for generating N-M windows according to feature information of the N windows, grouping the color temperatures of the N-M windows for generating at least one color temperature group according to a standard color temperature curve, setting a first weighting of the at least one color temperature group according to a correlation between the at least one color temperature group and the standard color temperature curve, setting a second weighting of the at least one color temperature group according to spatial information of the at least one color temperature group of the image, and adjusting a white balance of the image according to color information, the first weighting, and the second weighting.Type: GrantFiled: May 3, 2023Date of Patent: November 19, 2024Assignee: WELTREND SEMICONDUCTOR INC.Inventors: Chien-Ming Chen, Chun-Ying Li, Hsuan-Ying Chen, Te-Wei Hsu
-
Publication number: 20240378007Abstract: A media docking device is provided and includes an input module, an output module, and a process module. The input module is electrically connected to a media source device. The output module is electrically connected to multiple media playing devices and obtains device data from the media playing devices. The process module transmits the device data and screen numbers to the media source device through the input module. When determining to perform a display switch procedure, the process module modifies the device data and the screen numbers, and transmits the modified device data and the modified screen numbers to the media source device through the input module. The process module also transmits media data from the media source device to the corresponding media playing device.Type: ApplicationFiled: May 8, 2024Publication date: November 14, 2024Inventors: Bo Yu LAI, Tsung-Han LI, You-Wen CHIOU, Kuan-Chi CHOU, Chien-Wei CHEN
-
Publication number: 20240362387Abstract: A device includes a first conductive line as an input line. The device further includes a second conductive line as an output line, wherein the first conductive line and the second conductive line are in a same level of the integrated circuit. The device further includes a first passive isolation structure between the first conductive line and the second conductive line, wherein the first passive isolation structure and the second conductive line are each positioned at an integer multiple of an interval between the first conductive line and the first passive isolation structure.Type: ApplicationFiled: July 12, 2024Publication date: October 31, 2024Inventors: Cheok-Kei LEI, Jerry Chang Jui KAO, Chi-Lin LIU, Hui-Zhong ZHUANG, Zhe-Wei JIANG, Chien-Hsing LI
-
Patent number: 12131496Abstract: A method for identifying objects by shape in close proximity to other objects of different shapes obtains point cloud information of multiple objects. The objects are arranged in at least two trays and the trays are stacked. A depth image of the objects is obtained according to the point cloud information, and the depth image of the objects is separated and layered to obtain a layer information of all the objects. An object identification system also disclosed. Three-dimensional machine vision is utilized in identifying the objects, improving the accuracy of object identification, and enabling the mechanical arm to accurately grasp the required object.Type: GrantFiled: July 8, 2022Date of Patent: October 29, 2024Assignee: Chiun Mai Communication Systems, Inc.Inventors: Tung-Chun Hsieh, Chung-Wei Wu, Sung-Chuan Lee, Chien-Ming Ko, Tze-Chin Lo, Chih-Wei Li, Hsin-Ko Yu
-
Patent number: 12133474Abstract: A method of fabricating magnetoresistive random access memory, including providing a substrate, forming a bottom electrode layer, a magnetic tunnel junction stack, a top electrode layer and a hard mask layer sequentially on the substrate, wherein a material of the top electrode layer is titanium nitride, a material of the hard mask layer is tantalum or tantalum nitride, and a percentage of nitrogen in the titanium nitride gradually decreases from a top surface of top electrode layer to a bottom surface of top electrode layer, and patterning the bottom electrode layer, the magnetic tunnel junction stack, the top electrode layer and the hard mask layer into multiple magnetoresistive random access memory cells.Type: GrantFiled: September 27, 2023Date of Patent: October 29, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Chen-Yi Weng, Chin-Yang Hsieh, Yi-Hui Lee, Ying-Cheng Liu, Yi-An Shih, Jing-Yin Jhang, I-Ming Tseng, Yu-Ping Wang, Chien-Ting Lin, Kun-Chen Ho, Yi-Syun Chou, Chang-Min Li, Yi-Wei Tseng, Yu-Tsung Lai, Jun Xie
-
Publication number: 20240338804Abstract: A method for high dynamic range imaging is provided. The method includes the following stages. A first image from a first sensor capable of sensing a first spectrum is received. A second image from a second sensor capable of sensing a second spectrum is received. The second spectrum has a higher wavelength range as compared to the first spectrum. A first image feature from the first image and a second image feature from the second image are retrieved. The first and second images are fused by referencing the first image feature and the second image feature to generate a final image.Type: ApplicationFiled: April 6, 2023Publication date: October 10, 2024Inventors: Pin-Wei CHEN, Keh-Tsong LI, Shao-Yang WANG, Chia-Hui KUO, Hung-Chih KO, Yun-I CHOU, Yu-Hua HUANG, Yen-Yang CHOU, Chien-Ho YU, Chi-Cheng JU, Ying-Jui CHEN
-
Patent number: 12112986Abstract: A device includes a fin over a substrate, the fin including a first end and a second end, wherein the first end of the fin has a convex profile, an isolation region adjacent the fin, a gate structure along sidewalls of the fin and over the top surface of the fin, a gate spacer laterally adjacent the gate structure, and an epitaxial region adjacent the first end of the fin.Type: GrantFiled: July 22, 2021Date of Patent: October 8, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Kun-Mu Li, Heng-Wen Ting, Hsueh-Chang Sung, Yen-Ru Lee, Chien-Wei Lee
-
Patent number: 12094761Abstract: An embodiment is a structure including a first fin over a substrate, a second fin over the substrate, the second fin being adjacent the first fin, an isolation region surrounding the first fin and the second fin, a gate structure along sidewalls and over upper surfaces of the first fin and the second fin, the gate structure defining channel regions in the first fin and the second fin, a source/drain region on the first fin and the second fin adjacent the gate structure, and an air gap separating the source/drain region from a top surface of the substrate.Type: GrantFiled: June 28, 2023Date of Patent: September 17, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yen-Ru Lee, Chii-Horng Li, Chien-I Kuo, Li-Li Su, Chien-Chang Su, Heng-Wen Ting, Jung-Chi Tai, Che-Hui Lee, Ying-Wei Li
-
Patent number: 12073162Abstract: A method of modifying an integrated circuit layout includes determining whether a first conductive line and a second conductive line are subject to a parasitic capacitance above a parasitic capacitance threshold. The method further includes adjusting the integrated circuit layout by moving the first conductive line in the integrated circuit layout in response to determining to move the first conductive line. The method further includes inserting an isolation structure between the first and second conductive lines in the integrated circuit layout in response to determining not to move the first conductive line.Type: GrantFiled: November 30, 2022Date of Patent: August 27, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Cheok-Kei Lei, Jerry Chang Jui Kao, Chi-Lin Liu, Hui-Zhong Zhuang, Zhe-Wei Jiang, Chien-Hsing Li
-
Publication number: 20240273675Abstract: An image calibration method is applied to an image calibration device includes an image receiver and an operation processor. The image calibration method of providing a motion deblur function includes driving a first camera to capture a first image having a first exposure time, driving a second camera disposed adjacent to the first camera to capture a second image having a second exposure time different from and at least partly overlapped with the first exposure time, and fusing a first feature of the first image and a second feature of the second image to generate a fusion image.Type: ApplicationFiled: January 2, 2024Publication date: August 15, 2024Applicant: MEDIATEK INC.Inventors: Yu-Hua Huang, Pin-Wei Chen, Keh-Tsong Li, Shao-Yang Wang, Chia-Hui Kuo, Hung-Chih Ko, Yun-I Chou, Yen-Yang Chou, Chien-Ho Yu, Chi-Cheng Ju, Ying-Jui Chen
-
Publication number: 20240244335Abstract: An auto white balance adjusting method includes acquiring an image, allocating N windows inside the image according to color information of the image, filtering out M windows from the N windows for generating N-M windows according to feature information of the N windows, grouping the color temperatures of the N-M windows for generating at least one color temperature group according to a standard color temperature curve, setting a first weighting of the at least one color temperature group according to a correlation between the at least one color temperature group and the standard color temperature curve, setting a second weighting of the at least one color temperature group according to spatial information of the at least one color temperature group of the image, and adjusting a white balance of the image according to color information, the first weighting, and the second weighting.Type: ApplicationFiled: May 3, 2023Publication date: July 18, 2024Applicant: WELTREND SEMICONDUCTOR INC.Inventors: Chien-Ming Chen, Chun-Ying Li, Hsuan-Ying Chen, Te-Wei Hsu
-
Publication number: 20230195519Abstract: One embodiment provides an apparatus comprising a graphics processor device including a first compute engine and a second compute engine, wherein the second compute engine includes a subset of the functionality provided by the first compute engine and a lower power consumption relative to the first compute engine.Type: ApplicationFiled: December 22, 2021Publication date: June 22, 2023Applicant: Intel CorporationInventors: Vidhya Krishnan, Chien-Wei Li, Ben J. Ashbaugh, Durgaprasad Bilagi, Pattabhiraman K
-
Publication number: 20110198756Abstract: Vapor deposition precursors that can deposit conformal thin ruthenium films on substrates with a very high growth rate, low resistivity and low levels of carbon, oxygen and nitrogen impurities have been provided. The precursors described herein include a compound having the formula CMC?, wherein M comprises a metal or a metalloid; C comprises a substituted or unsubstituted acyclic alkene, cycloalkene or cycloalkene-like ring structure; and C? comprises a substituted or unsubstituted acyclic alkene, cycloalkene or cycloalkene-like ring structure; wherein at least one of C and C? further and individually is substituted with a ligand represented by the formula CH(X)R1, wherein X is a N, P, or S-substituted functional group or hydroxyl, and R1 is hydrogen or a hydrocarbon. Methods of production of the vapor deposition precursors and the resulting films, and uses and end uses of the vapor deposition precursors and resulting films are also described.Type: ApplicationFiled: August 25, 2006Publication date: August 18, 2011Inventors: ΓΌ Thenappan, Chien-Wei Li, David Nalewajek, Martin Cheney, Jingyu Lao, Eric Eisenbraun, Min Li, Nathaniel Berliner, Mikko Ritala, Markku Leskela, kaupo Kukli, Linda Cheney
-
Patent number: 7638178Abstract: A protective coating for a component comprising a ceramic based substrate, and methods for protecting the component, the protective coating adapted for withstanding repeated thermal cycling. The substrate may comprise silicon nitride or silicon carbide, and the protective coating may comprise at least one tantalate of scandium, yttrium, or a rare earth element. The protective coating may further comprise one or more metal oxides. The coating protects the substrate from combustion gases in the high temperature turbine engine environment. The coating may be multi-layered and exhibits strong bonding to Si-based substrate materials and composites.Type: GrantFiled: November 5, 2004Date of Patent: December 29, 2009Assignee: Honeywell International Inc.Inventors: Derek Raybould, Chien-Wei Li, Bjoern Schenk, Thomas E. Strangman