Patents by Inventor Chiewcharn Narathong
Chiewcharn Narathong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110007839Abstract: A method for reducing spurs within a transmit signal is disclosed. A cancelling tone is determined. The cancelling tone is added to a baseband transmit signal in the digital domain to obtain a baseband transmit signal with cancelling tone. A spur in the transmit signal is reduced using the cancelling tone. The transmit signal with the reduced spur is transmitted using an antenna.Type: ApplicationFiled: June 24, 2010Publication date: January 13, 2011Applicant: QUALCOMM IncorporatedInventors: Yiwu Tang, Chiewcharn Narathong
-
Patent number: 7863986Abstract: Techniques for improving the quality factor (“Q”) of a balun in the presence of loading stages are disclosed. In an exemplary embodiment, the ground node of a balun secondary (single-ended) element is connected to a source node of an amplifier stage via a common ground node. The connection may be made physically short to minimize any parasitic elements. In another exemplary embodiment, the common ground node may be coupled to an off-chip ground voltage via a peaking inductor. The peaking inductor may be implemented on-chip, e.g., as a spiral inductor, or off-chip e.g., using bondwires.Type: GrantFiled: August 11, 2008Date of Patent: January 4, 2011Assignee: QUALCOMM IncorporationInventors: Chiewcharn Narathong, Sankaran Aniruddhan
-
Publication number: 20100182090Abstract: An amplifier for operating at low, middle or high linearity modes, the amplifier comprising a first low noise amplifier (LNA) coupled to a second low noise amplifier for providing amplification; a first degeneration inductor coupled to the first LNA for providing impedance matching; a ?g3 generation block coupled to an output of the second LNA for canceling third-order transconductance distortion; and a first enabling/disabling component coupled to the output of the second LNA and aligned in parallel with the ?g3 generation block for operating at least one of the first and second LNAs at one of the low, middle or high linearity modes.Type: ApplicationFiled: January 19, 2009Publication date: July 22, 2010Inventors: Zixiang Yang, Chiewcharn Narathong, Bo Sun
-
Publication number: 20100130144Abstract: Exemplary embodiment are directed to preserving transmitter linearity in RF transceivers while reducing RX band noise for use with low-power voltage supplies. In one aspect, a programmable attenuation element may be provided on-chip at the output of a driver amplifier, prior to a matching network. In another aspect, the programmable attenuation element may include a plurality of switchable capacitors.Type: ApplicationFiled: November 24, 2008Publication date: May 27, 2010Applicant: QUALCOMM INCORPORATEDInventors: Chiewcharn Narathong, Wenjun Su
-
Patent number: 7719313Abstract: Differential signal output nodes of a novel CML buffer are DC-coupled by contiguous conductors to the differential signal input nodes of a load (for example, a CML logic element). The CML buffer includes a pulldown load latch that increases buffer transconductance and that provides a DC bias voltage across the conductors and onto the input nodes of the load, thereby obviating the need for the load to have DC biasing circuitry. Capacitors of a conventional AC coupling between buffer and load are not needed, thereby reducing the amount of die area needed to realize the circuit and thereby reducing the capacitance of the buffer-to-load connections. Switching power consumption is low due to the low capacitance buffer-to-load connections. Differential signals can be communicated from buffer to load over a wide frequency range of from less than five kilohertz to more than one gigahertz with less than fifty percent signal attenuation.Type: GrantFiled: November 16, 2006Date of Patent: May 18, 2010Assignee: QUALCOMM IncorporatedInventors: Chiewcharn Narathong, Wenjun Su
-
Publication number: 20100033253Abstract: Techniques for improving the quality factor (“Q”) of a balun in the presence of loading stages are disclosed. In an exemplary embodiment, the ground node of a balun secondary (single-ended) element is connected to a source node of an amplifier stage via a common ground node. The connection may be made physically short to minimize any parasitic elements. In another exemplary embodiment, the common ground node may be coupled to an off-chip ground voltage via a peaking inductor. The peaking inductor may be implemented on-chip, e.g., as a spiral inductor, or off-chip e.g., using bondwires.Type: ApplicationFiled: August 11, 2008Publication date: February 11, 2010Applicant: QUALCOMM IncorporatedInventors: Chiewcharn Narathong, Sankaran Aniruddhan
-
Publication number: 20100029227Abstract: Method and apparatus for configuring a transmitter circuit to support multiple modes and/or frequency bands. In an embodiment, a pre-driver amplifier (pDA) in a transmit (TX) signal path is selectively bypassed by a controllable switch. The switch can be controlled based on a mode of operation of the transmitter circuit. Further techniques are disclosed for selectively coupling the output of a driver amplifier (DA) to at least one of a plurality of off-chip connections, each connection coupling the DA output to a set of off-chip components.Type: ApplicationFiled: August 1, 2008Publication date: February 4, 2010Applicant: QUALCOMM IncorporatedInventors: Chiewcharn Narathong, Sankaran Aniruddhan
-
Publication number: 20090315621Abstract: Techniques are disclosed for extending an amplifier's linear operating range by concatenating an amplifier exhibiting gain compression with a gain expansion stage. In an exemplary embodiment, a gain expansion stage incorporates a Class-B stage, a Class-AB stage, or a combination of the two. In an exemplary embodiment, both the gain compression stage and gain expansion stage are provided with a replica current biasing scheme to ensure stable biasing current over variations in temperature, process, and/or supply voltage. Further disclosed is an output voltage biasing scheme to set the DC output voltage to ensure maximum linear operating range.Type: ApplicationFiled: June 20, 2008Publication date: December 24, 2009Applicant: QUALCOMM INCORPORATEDInventors: Chiewcharn Narathong, Sankaran Aniruddhan, Wenjun Su
-
Publication number: 20090190692Abstract: Method and apparatus for configuring a transmitter circuit to support linear or polar mode. In the linear mode, a baseband signal is specified by adjusting the amplitudes of in-phase (I) and quadrature (Q) signals, while in the polar mode, the information signal is specified by adjusting the phase of a local oscillator (LO) signal and the amplitude of either an I or a Q signal. In an exemplary embodiment, two mixers are provided for both linear and polar mode, with a set of switches selecting the appropriate input signals provided to one of the mixers based on whether the device is operating in linear or polar mode. In an exemplary embodiment, each mixer may be implemented using a scalable architecture that efficiently adjusts mixer size based on required transmit power.Type: ApplicationFiled: November 25, 2008Publication date: July 30, 2009Applicant: QUALCOMM IncorporatedInventors: Sankaran Aniruddhan, Chiewcharn Narathong, Ravi Sridhara, Babak Nejati
-
Patent number: 7564276Abstract: A modulus divider stage (MDS) includes first and second stages. The MDS receives a modulus divisor control signal S that determines whether the MDS stage operates in a divide-by-two mode or a divide-by-three mode. The MDS stage also receives a feedback modulus control signal from another MDS. When in the divide-by-two mode, the MDS divides by two regardless of the feedback modulus control signal. To conserve power, the first stage is unpowered when the MDS stage operates in the divide-by-two mode. When in the divide-by-three mode, the MDS stage either divides by two or by three depending on the feedback modulus control signal. To further reduce power consumption, the first stage is unpowered when the MDS stage is in the divide-by-three mode but is nonetheless performing a divide-by-two operation. A power-down transistor holds the output of the first stage at the proper logic level when the first stage is unpowered.Type: GrantFiled: November 17, 2006Date of Patent: July 21, 2009Assignee: QUALCOMM IncorporatedInventors: Chiewcharn Narathong, Wenjun Su
-
Publication number: 20090156152Abstract: A tracking filter for attenuating out-of-band signals and adjacent channel signals in a receiver is described. In one exemplary design, an apparatus includes a tracking filter, an LNA, and a downconverter. The tracking filter includes a summer, a filter, and an upconverter. The summer subtracts a feedback signal from an input signal and provides a first signal. The LNA amplifies the first signal and provides a second signal. The downconverter frequency downconverts the second signal and provides an output signal. The filter filters (e.g., differentiates) the output signal and provides a third signal. The filter blocks a desired signal and passes out-of-band signal components. The upconverter frequency upconverts the third signal and provides a fourth signal from which the feedback signal is derived. The tracking filter has an equivalent bandpass filter response and a variable center frequency determined based on the frequency of the desired signal.Type: ApplicationFiled: December 12, 2007Publication date: June 18, 2009Applicant: QUALCOMM IncorporatedInventors: Gurkanwal Singh Sahota, Chiewcharn Narathong, Ravi Sridhara
-
Publication number: 20090075620Abstract: Selectable sizes for a local oscillator (LO) buffer and mixer are disclosed. In an exemplary embodiment, LO buffer and/or mixer size may be increased when a receiver or transmitter operates in a high gain mode, while LO buffer and/or mixer size may be decreased when the receiver or transmitter operates in a low gain mode. In an exemplary embodiment, LO buffer and mixer sizes are increased and decreased in lock step. Circuit topologies and control schemes for specific exemplary embodiments of LO buffers and mixers having adjustable size are disclosed.Type: ApplicationFiled: September 11, 2008Publication date: March 19, 2009Applicant: QUALCOMM IncorporatedInventors: Sankaran Aniruddhan, Chiewcharn Narathong, Sriramgopal Sridhara, Ravi Sridhara, Gurkanwal Singh Sahota, Frederic Bossu, Ojas M. Choksi
-
Patent number: 7379522Abstract: Within a mobile communication device (for example, a cellular telephone), there is a local oscillator. The local oscillator includes a novel frequency divider that includes a novel configurable multi-modulus divider (CMMD). The frequency divider is configurable into a selectable one of multiple configurations involving different mixes of synchronous and asynchronous circuitry. In each configuration, the frequency divider produces an amount of noise and consumes an amount of power. Power consumption is loosely inversely related to noise produced in that the modes with the highest power consumption produce the least amount of noise, and vice versa. The mobile communication device is operable in one of multiple different communication standards (for example, GSM, CDMA1X and WCDMA). The different communication standards impose different noise requirements on the frequency divider.Type: GrantFiled: June 21, 2006Date of Patent: May 27, 2008Assignee: QUALCOMM IncorporatedInventors: Chiewcharn Narathong, Wenjun Su
-
Publication number: 20080042697Abstract: A multi-modulus divider (MMD) receives an MMD input signal and outputs an MMD output signal SOUT. The MMD includes a chain of modulus divider stages (MDSs). Each MDS receives an input signal, divides it by either two or three, and outputs the result as an output signal. Each MDS responds to its own modulus control signal that controls whether it divides by two or three. In one example, a sequential logic element outputs SOUT. The low jitter modulus control signal of one of the first MDS stages of the chain is used to place a sequential logic element into a first state. The output signal of one of the MDS stages in the middle of the chain is used to place the sequential logic element into a second state. Power consumption is low because the sequential logic element is not clocked at the high frequency of the MMD input signal.Type: ApplicationFiled: November 16, 2006Publication date: February 21, 2008Applicant: QUALCOMM INCORPORATEDInventors: Chiewcharn Narathong, Wenjun Su
-
Publication number: 20080042699Abstract: A modulus divider stage (MDS) includes first and second stages. The MDS receives a modulus divisor control signal S that determines whether the MDS stage operates in a divide-by-two mode or a divide-by-three mode. The MDS stage also receives a feedback modulus control signal from another MDS. When in the divide-by-two mode, the MDS divides by two regardless of the feedback modulus control signal. To conserve power, the first stage is unpowered when the MDS stage operates in the divide-by-two mode. When in the divide-by-three mode, the MDS stage either divides by two or by three depending on the feedback modulus control signal. To further reduce power consumption, the first stage is unpowered when the MDS stage is in the divide-by-three mode but is nonetheless performing a divide-by-two operation. A power-down transistor holds the output of the first stage at the proper logic level when the first stage is unpowered.Type: ApplicationFiled: November 17, 2006Publication date: February 21, 2008Inventors: Chiewcharn Narathong, Wenjun Su
-
Patent number: 7323944Abstract: A PLL includes a charge pump, a loop filter, a VCO, and a calibration unit. The calibration unit performs coarse tuning to select one or multiple frequency ranges, performs fine tuning to determine an initial control voltage that puts the VCO near a desired operating frequency, measures the VCO gain at different control voltages, and derives VCO gain compensation values for the different control voltages. The calibration unit also pre-charges the loop filter to the initial control voltage to shorten acquisition time, enables the loop filter to drive the VCO to lock to the desired operating frequency, and performs VCO gain compensation during normal operation. For VCO gain compensation, the calibration unit measures the control voltage, obtains the VCO gain compensation value for the measured control voltage, and adjusts the gain of at least one circuit block (e.g., the charge pump) to account for variation in the VCO gain.Type: GrantFiled: April 11, 2005Date of Patent: January 29, 2008Assignee: Qualcomm IncorporatedInventors: Octavian Florescu, Amr M. Fahim, Chiewcharn Narathong
-
Publication number: 20080001633Abstract: Differential signal output nodes of a novel CML buffer are DC-coupled by contiguous conductors to the differential signal input nodes of a load (for example, a CML logic element). The CML buffer includes a pulldown load latch that increases buffer transconductance and that provides a DC bias voltage across the conductors and onto the input nodes of the load, thereby obviating the need for the load to have DC biasing circuitry. Capacitors of a conventional AC coupling between buffer and load are not needed, thereby reducing the amount of die area needed to realize the circuit and thereby reducing the capacitance of the buffer-to-load connections. Switching power consumption is low due to the low capacitance buffer-to-load connections. Differential signals can be communicated from buffer to load over a wide frequency range of from less than five kilohertz to more than one gigahertz with less than fifty percent signal attenuation.Type: ApplicationFiled: November 16, 2006Publication date: January 3, 2008Inventors: Chiewcharn Narathong, Wenjun Su
-
Publication number: 20070160179Abstract: Within a mobile communication device (for example, a cellular telephone), there is a local oscillator. The local oscillator includes a novel frequency divider that includes a novel configurable multi-modulus divider (CMMD). The frequency divider is configurable into a selectable one of multiple configurations involving different mixes of synchronous and asynchronous circuitry. In each configuration, the frequency divider produces an amount of noise and consumes an amount of power. Power consumption is loosely inversely related to noise produced in that the modes with the highest power consumption produce the least amount of noise, and vice versa. The mobile communication device is operable in one of multiple different communication standards (for example, GSM, CDMA1X and WCDMA). The different communication standards impose different noise requirements on the frequency divider.Type: ApplicationFiled: June 21, 2006Publication date: July 12, 2007Inventors: Chiewcharn Narathong, Wenjun Su
-
Publication number: 20060226916Abstract: A PLL includes a charge pump, a loop filter, a VCO, and a calibration unit. The calibration unit performs coarse tuning to select one or multiple frequency ranges, performs fine tuning to determine an initial control voltage that puts the VCO near a desired operating frequency, measures the VCO gain at different control voltages, and derives VCO gain compensation values for the different control voltages. The calibration unit also pre-charges the loop filter to the initial control voltage to shorten acquisition time, enables the loop filter to drive the VCO to lock to the desired operating frequency, and performs VCO gain compensation during normal operation. For VCO gain compensation, the calibration unit measures the control voltage, obtains the VCO gain compensation value for the measured control voltage, and adjusts the gain of at least one circuit block (e.g., the charge pump) to account for variation in the VCO gain.Type: ApplicationFiled: April 11, 2005Publication date: October 12, 2006Inventors: Octavian Florescu, Amr Fahim, Chiewcharn Narathong