Patents by Inventor Chih-Ching Shih
Chih-Ching Shih has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12272568Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes at least one semiconductor die, an interposer, an encapsulant, a protection layer and connectors. The interposer has a first surface, a second surface opposite to the first surface and sidewalls connecting the first and second surfaces. The semiconductor die is disposed on the first surface of interposer and electrically connected with the interposer. The encapsulant is disposed over the interposer and laterally encapsulating the at least one semiconductor die. The connectors are disposed on the second surface of the interposer and electrically connected with the at least one semiconductor die through the interposer. The protection layer is disposed on the second surface of the interposer and surrounding the connectors. The sidewalls of the interposer include slanted sidewalls connected to the second surface, and the protection layer is in contact with the slant sidewalls of the interposer.Type: GrantFiled: August 1, 2023Date of Patent: April 8, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jiun-Ting Chen, Chih-Wei Wu, Szu-Wei Lu, Tsung-Fu Tsai, Ying-Ching Shih, Ting-Yu Yeh, Chen-Hsuan Tsai
-
Publication number: 20250105086Abstract: Various embodiments include integrated circuit packages and methods of forming integrated circuit packages. In an embodiment, a device includes: a package substrate; an integrated circuit device attached to the package substrate; a stiffener ring around the integrated circuit device and attached to the package substrate; a lid attached to the stiffener ring; a channel connected to an area between the lid and the integrated circuit device, the channel extending along at least one side of the integrated circuit device in a top-down view; and a thermal interface material in the channel and in the area between the lid and the integrated circuit device.Type: ApplicationFiled: September 21, 2023Publication date: March 27, 2025Inventors: Chun-Yen Lan, Chih-Chien Pan, Pu Wang, Li-Hui Cheng, Ying-Ching Shih
-
PACKAGE STRUCTURE INCLUDING A PACKAGE LID HAVING A PLURALITY OF FINS AND METHODS OF FORMING THE SAME
Publication number: 20250096062Abstract: A package structure includes a package substrate, an interposer module on the package substrate, a thermal interface material (TIM) layer on the interposer module, and a package lid on the TIM layer, including a package lid foot portion attached to the package substrate, a package lid plate portion connected to the package lid foot portion, and a plurality of fins extending from the package lid plate portion into the TIM layer over the interposer module.Type: ApplicationFiled: September 20, 2023Publication date: March 20, 2025Inventors: Ping-Yin Hsieh, Chih-Hao Chen, Li-Hui Cheng, Ying-Ching Shih -
Patent number: 12230605Abstract: A semiconductor package includes semiconductor bridge, first and second multilayered structures, first encapsulant, and a pair of semiconductor dies. Semiconductor dies of the pair include semiconductor substrate and conductive pads disposed at front surface of semiconductor substrate. Semiconductor bridge electrically interconnects the pair of semiconductor dies. First multilayered structure is disposed on rear surface of one semiconductor die. Second multilayered structure is disposed on rear surface of the other semiconductor die. First encapsulant laterally wraps first multilayered structure, second multilayered structure and the pair of semiconductor dies. Each one of first multilayered structure and second multilayered structure includes a top metal layer, a bottom metal layer, and an intermetallic layer. Each one of first multilayered structure and second multilayered structure has surface coplanar with surface of first encapsulant.Type: GrantFiled: February 7, 2023Date of Patent: February 18, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ying-Ching Shih, Chih-Wei Wu, Szu-Wei Lu
-
Publication number: 20250054900Abstract: A package structure includes a circuit substrate, a package unit, a thermal interface material and a cover. The package unit is disposed on and electrically connected with the circuit substrate. The package unit includes a first surface facing the circuit substrate and a second surface opposite to the first surface. A underfill is disposed between the package unit and the circuit substrate, surrounding the package unit and partially covering sidewalls of the package unit. The cover is disposed over the package unit and over the circuit substrate. An adhesive is disposed on the circuit substrate and between the cover and the circuit substrate. The thermal interface material includes a metal-type thermal interface material and is disposed between the cover and the package unit. The thermal interface material physically contacts the second surface and the sidewalls of the package unit and physically contacts the underfill.Type: ApplicationFiled: August 7, 2023Publication date: February 13, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Yen Lan, Chih-Chien Pan, Pu Wang, Li-Hui Cheng, Ying-Ching Shih, Yu-Wei Lin
-
Publication number: 20250046753Abstract: A method of manufacturing a semiconductor device, the method includes bonding a first die and a second die to a first side of a wafer, wherein after bonding the first die and the second die to the first side of the wafer, a gap is disposed between the first die and the second die, wherein a first portion of the gap has a first width that is larger than a second width of a second portion of the gap, depositing a third dielectric layer on top surfaces and sidewalls of the first die and the second die, as well as on a bottom surface within the gap, forming a molding material over the third dielectric layer to fill the gap, and performing a planarization process to expose top surfaces of the first die and the second die.Type: ApplicationFiled: August 1, 2023Publication date: February 6, 2025Inventors: Chih-Wei Wu, Ying-Ching Shih
-
Publication number: 20250029945Abstract: The present application provides a semiconductor structure having vias with different dimensions and a manufacturing method of the semiconductor structure. The semiconductor structure includes a first wafer including a first substrate, a first dielectric layer over the first substrate, and a first conductive pad surrounded by the first dielectric layer; a second wafer including a second dielectric layer, a second substrate over the second dielectric layer, and a second conductive pad surrounded by the second dielectric layer; a passivation disposed over the second substrate; a first conductive via extending from the first conductive pad through the second wafer and the passivation, and having a first width surrounded by the second wafer; and a second conductive via extending from the second conductive pad through the passivation and the second substrate and partially through the second dielectric layer, and having a second width surrounded by the second wafer.Type: ApplicationFiled: October 8, 2024Publication date: January 23, 2025Inventors: SHING-YIH SHIH, CHIH-CHING LIN
-
Patent number: 7981753Abstract: A device for providing electrostatic discharge (ESD) protection is provided. The device includes a semiconductor substrate having a drain, a source, and a gate formed therein. The drain contains a region having a resistance that is higher than the resistance of the remainder of the drain and the source. The gate region is in contact with this higher resistance region and the source. In one embodiment, the higher resistance is lacking silicide in order to provide the higher resistance. A method of forming a device for providing ESD protection is included.Type: GrantFiled: January 6, 2010Date of Patent: July 19, 2011Assignee: Altera CorporationInventors: Hugh Sungki O, Chih-Ching Shih, Cheng-Hsiung Huang, Yow-Juang Bill Liu
-
Patent number: 7955923Abstract: A trigger circuit is provided for a pull-down device by connecting a diode between the I/O pad and the body of the pull-down device. In one embodiment, the pull-down device is formed as a plurality of discrete transistors in a single well. The drain of each transistor is connected through a ballast resistor to the I/O pad; and the source of each transistor is connected through a ballast resistor to ground. The trigger circuit is a diode formed in a different well from that of the transistors. The cathode of the diode is connected to the I/O pad and the anode is connected to the transistor well through a center tap located between the transistors. Preferably, the transistors are NMOS transistors formed in a P-well. Advantageously, the diode is an N+/PLDD diode. Alternatively, the diode is an N+/P diode where the P region is formed by an ESD implant. In other embodiments the diode is formed in the same well as the transistors.Type: GrantFiled: July 28, 2010Date of Patent: June 7, 2011Assignee: Altera CorporationInventors: Antonio Gallerano, Cheng-Hsiung Huang, Chih-Ching Shih, Jeffrey T. Watt
-
Patent number: 7821050Abstract: A transistor fabricated on a semiconductor substrate includes a source and a drain in the substrate; a gate on the substrate, the gate being insulated from the substrate by gate dielectric; barrier layers covering two sides of the gate and the gate dielectric; spacers of high-k material covering the barrier layers; and nitride spacers covering the spacers of high-k material. The spacers of high-k material significantly increase the node capacitance of the transistor and therefore reduce the transistor's soft error rate.Type: GrantFiled: July 31, 2006Date of Patent: October 26, 2010Assignee: Altera CorporationInventors: Yowjuang (Bill) Liu, Cheng-Hsiung Huang, Chih-Ching Shih
-
Patent number: 7808047Abstract: A trigger circuit is provided for a pull-down device by connecting a diode between the I/O pad and the body of the pull-down device. In one embodiment, the pull-down device is formed as a plurality of discrete transistors in a single well. The drain of each transistor is connected through a ballast resistor to the I/O pad; and the source of each transistor is connected through a ballast resistor to ground. The trigger circuit is a diode formed in a different well from that of the transistors. The cathode of the diode is connected to the I/O pad and the anode is connected to the transistor well through a center tap located between the transistors. Preferably, the transistors are NMOS transistors formed in a P-well. Advantageously, the diode is an N+/PLDD diode. Alternatively, the diode is an N+/P diode where the P region is formed by an ESD implant. In other embodiments the diode is formed in the same well as the transistors.Type: GrantFiled: August 31, 2007Date of Patent: October 5, 2010Assignee: Altera CorporationInventors: Antonio Gallerano, Cheng-Hsiung Huang, Chih-Ching Shih, Jeffrey T. Watt
-
Patent number: 7772591Abstract: Integrated circuit antifuse circuitry is provided. A metal-oxide-semiconductor (MOS) transistor serves as an electrically-programmable antifuse. The antifuse transistor has source, drain, gate, and substrate terminals. The gate has an associated gate oxide. In its unprogrammed state, the gate oxide is intact and the antifuse has a relatively high resistance. During programming, the gate oxide breaks down, so in its programmed state the antifuse transistor has a relatively low resistance. The antifuse transistor can be programmed by injecting hot carriers into the substrate of the device in the vicinity of the drain. Because there are more hot carriers at the drain than at the substrate, the gate oxide is stressed asymmetrically, which enhances programming efficiency. Feedback can be used to assist in turning the antifuse transistor on to inject the hot carriers.Type: GrantFiled: November 10, 2006Date of Patent: August 10, 2010Assignee: Altera CorporationInventors: Chih-Ching Shih, Cheng H. Huang, Hugh Sung-Ki O, Yow-Juang (Bill) Liu
-
Patent number: 7671416Abstract: A device for providing electrostatic discharge (ESD) protection is provided. The device includes a semiconductor substrate having a drain, a source, and a gate formed therein. The drain contains a region having a resistance that is higher than the resistance of the remainder of the drain and the source. The gate region is in contact with this higher resistance region and the source. In one embodiment, the higher resistance is lacking silicide in order to provide the higher resistance. A method of forming a device for providing ESD protection is included.Type: GrantFiled: September 30, 2004Date of Patent: March 2, 2010Assignee: Altera CorporationInventors: Hugh Sungki O, Chih-Ching Shih, Cheng-Hsiung Huang, Yow-Juang Bill Liu
-
Patent number: 7638847Abstract: An ESD protection structure includes, in part, a NMOS transistor having a source and drain in a well in a substrate and a gate on the substrate with the source and drain being connected between ground and a series diode, and the gate being connected to ground. The structure further includes a diode having a cathode connected to the input pad and an anode connected to the well so that the diode is reverse-biased in the event of a positive voltage ESD event on the input pad. As a result, in a positive voltage ESD event, the avalanche effect rapidly injects current into the substrate and therefore into the base of the parasitic bipolar transistor so as to trigger the transistor into conduction and discharge the ESD pulse. Alternatively, the diode is a Zener diode and the current is generated by the Zener effect. A complementary structure provides protection against a negative ESD pulse.Type: GrantFiled: January 25, 2006Date of Patent: December 29, 2009Assignee: Altera CorporationInventors: Hugh Sungki O, Chih-Ching Shih, Cheng-Hsiung Huang, Yow-Juang Bill Liu
-
Publication number: 20090164811Abstract: Embodiments include methods, apparatus, and systems for analyzing data in an infrastructure. One embodiment includes a method that senses environmental data at equipment racks in an infrastructure, identifies patterns in the environmental data, and uses the patterns to modify the infrastructure to improve thermal management in the infrastructure.Type: ApplicationFiled: October 31, 2008Publication date: June 25, 2009Inventors: Ratnesh Sharma, Chih Ching Shih, Chandrakant Patel, John Sontag
-
Patent number: 7511533Abstract: Circuits, methods, and apparatus for output devices having parasitic transistors for a higher output current drive. One such MOS output device includes a parasitic bipolar transistor that assists output voltage transitions. The parasitic transistor may be inherent in the structure of the MOS device. Alternately, one or more regions, such as implanted or diffused regions, may be added to the MOS device to form or enhance the parasitic bipolar device. The parasitic transistor is turned on when during an appropriate output transition and turned off once the transition is complete. The parasitic device may be turned on by injecting current into the bulk of a pull-down device, by pulling current out of the bulk of a pull-up device, or by tying the bulk of the output device to an appropriate voltage, such as VCC for a pull-down device or ground for a pull-up device.Type: GrantFiled: February 27, 2006Date of Patent: March 31, 2009Assignee: Altera CorporationInventors: Hugh Sungki O, Chih-Ching Shih, Cheng-Hsiung Huang, Yow-Juang Bill Liu
-
Patent number: 7471493Abstract: A pair of SCR devices connected in antiparallel between first and second nodes. Each SCR device comprises an NPN and a PNP bipolar transistor. Reverse-biased Zener diodes are used for triggering the NPN bipolar transistor in each SCR device when it breaks down in an ESD event. Advantageously, additional Zener diodes are provided for pre-charging the PNP transistor of each SCR device at the same time, thereby reducing the delay time for turning on the PNP bipolar transistor. In addition, the breakdown current of the Zener diodes is preferably maximized by reducing the P-well and N-well resistance of the SCRs. This is achieved by connecting external resistances between the base of each bipolar transistor and the node to which the emitter of the transistor is connected.Type: GrantFiled: February 28, 2006Date of Patent: December 30, 2008Assignee: Altera CorporationInventors: Cheng-Hsiung Huang, Chih-Ching Shih, Hugh Sung-Ki O, Yowjuang (Bill) Liu
-
Patent number: 7408754Abstract: The present invention provides an ESD device for protecting thin oxide layers in transistors or capacitors in an integrated circuit. In one embodiment, the ESD device includes a silicon-controlled rectifier (SCR), the SCR including a PNP bipolar transistor and a NPN bipolar transistor. The ESD device further includes first and second trigger devices coupled to the SCR and configured to simultaneously turn on the PNP bipolar transistor and the NPN bipolar transistor in response to an ESD pulse on the ESD device. The base of the NPN bipolar transistor is floating to allow a first external resistor to be connected between the base and emitter of the NPN bipolar transistor. A second external resistor can be connected between the base and emitter of the PNP bipolar transistor.Type: GrantFiled: November 18, 2004Date of Patent: August 5, 2008Assignee: Altera CorporationInventors: Hugh Sung-Ki O, Chih-Ching Shih, Yow-Juang Bill Liu, Cheng-Hsiung Huang, Wei-Guang Wu, Billy Jow-Tai Kwong, Yu-Cheng Richard Gao
-
Patent number: 7400480Abstract: Integrated circuits are provided that have sensitive circuitry such as programmable polysilicon fuses. Electrostatic discharge (ESD) protection circuitry is provided that prevents damage or undesired programming of the sensitive circuitry in the presence of an electrostatic discharge event. The electrostatic discharge protection circuitry may have a power ESD device that limits the voltage level across the sensitive circuitry to a maximum voltage and that draws current away from the sensitive circuitry when exposed to ESD signals. The electrostatic discharge protection circuitry may also have an ESD margin circuit that helps to prevent current flow through the sensitive circuitry when the maximum voltage is applied across the sensitive circuitry.Type: GrantFiled: August 7, 2007Date of Patent: July 15, 2008Assignee: Altera CorporationInventors: Cheng-Hsiung Huang, Guu Lin, Shih-Lin S. Lee, Chih-Ching Shih, Irfan Rahim, Stephanie T. Tran
-
Patent number: 7372720Abstract: Methods and apparatus are provided for decreasing soft errors and cell leakage in integrated circuit structures. The structures of the invention preferably include memory cells that utilize thin-film transistors (“TFTs”) for the pull-up and pull-down transistors, and well as for the pass-gates. These TFTs preferably include features such as ion implants and a dielectric with a high dielectric constant “K.” In addition to reducing soft errors and cell leakage, the invention preferably provides other benefits such as low cell area and scalability.Type: GrantFiled: February 16, 2005Date of Patent: May 13, 2008Assignee: Altera CorporationInventors: Hugh S O, Chih-Ching Shih, Cheng-Hsiung Huang, Yow-Juang B Lu