Patents by Inventor Chih-Hsiang Yang
Chih-Hsiang Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240145919Abstract: An antenna module includes a first metal plate and a frame body. The frame body surrounds the first metal plate. The frame body includes a first antenna radiator, a second antenna radiator, a third antenna radiator, a first breakpoint and a second breakpoint. The first antenna radiator includes a first feeding end and excites a first frequency band. The second antenna radiator includes a second feeding end and excites a second frequency band. The third antenna radiator includes a third feeding end and excites a third frequency band. The first breakpoint is located between the first antenna radiator and the second antenna radiator. The second breakpoint is located between the second antenna radiator and the third antenna radiator. An electronic device including the above-mentioned antenna module is also provided.Type: ApplicationFiled: September 6, 2023Publication date: May 2, 2024Applicant: PEGATRON CORPORATIONInventors: Chien-Yi Wu, Shih-Keng Huang, Chao-Hsu Wu, Chih-Wei Liao, Sheng-Chin Hsu, Hao-Hsiang Yang, Tse-Hsuan Wang
-
Patent number: 11972957Abstract: A gas flow accelerator may include a body portion, and a tapered body portion including a first end integrally formed with the body portion. The gas flow accelerator may include an inlet port connected to the body portion and to receive a process gas to be removed from a semiconductor processing tool by a main pumping line. The semiconductor processing tool may include a chuck and a chuck vacuum line to apply a vacuum to the chuck to retain a semiconductor device. The tapered body portion may be configured to generate a rotational flow of the process gas to prevent buildup of processing byproduct on interior walls of the main pumping line. The gas flow accelerator may include an outlet port integrally formed with a second end of the tapered body portion. An end portion of the chuck vacuum line may be provided through the outlet port.Type: GrantFiled: July 31, 2020Date of Patent: April 30, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sheng-chun Yang, Chih-Lung Cheng, Yi-Ming Lin, Po-Chih Huang, Yu-Hsiang Juan, Xuan-Yang Zheng
-
Patent number: 11961768Abstract: A method includes forming a first transistor, which includes forming a first gate dielectric layer over a first channel region in a substrate and forming a first work-function layer over the first gate dielectric layer, wherein forming the first work-function layer includes depositing a work-function material using first process conditions to form the work-function material having a first proportion of different crystalline orientations and forming a second transistor, which includes forming a second gate dielectric layer over a second channel region in the substrate and forming a second work-function layer over the second gate dielectric layer, wherein forming the second work-function layer includes depositing the work-function material using second process conditions to form the work-function material having a second proportion of different crystalline orientations.Type: GrantFiled: May 5, 2023Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ya-Wen Chiu, Da-Yuan Lee, Hsien-Ming Lee, Kai-Cyuan Yang, Yu-Sheng Wang, Chih-Hsiang Fan, Kun-Wa Kuok
-
Publication number: 20240113429Abstract: An electronic device including a bracket and an antenna is provided. The bracket includes first, second, third, and fourth surfaces. The antenna includes a radiator. The radiator includes first, second, third, and fourth portions. The first portion is located on the first surface and includes connected first and second sections. The second portion is located on the second surface and includes third, fourth, fifth, and sixth sections. The third section, the fourth section, and the fifth sections are bent and connected to form a U shape. The third portion is located on the third surface and is connected to the second section and the fourth section. The fourth portion is located on the fourth surface and is connected to the fifth section, the sixth section, and the third portion. The radiator is adapted to resonate at a low frequency band and a first high frequency band.Type: ApplicationFiled: August 16, 2023Publication date: April 4, 2024Applicant: PEGATRON CORPORATIONInventors: Chien-Yi Wu, Chao-Hsu Wu, Sheng-Chin Hsu, Chia-Hung Chen, Chih-Wei Liao, Hau Yuen Tan, Hao-Hsiang Yang, Shih-Keng Huang
-
Patent number: 11949016Abstract: A method of fabricating a device includes providing a fin element in a device region and forming a dummy gate over the fin element. In some embodiments, the method further includes forming a source/drain feature within a source/drain region adjacent to the dummy gate. In some cases, the source/drain feature includes a bottom region and a top region contacting the bottom region at an interface interposing the top and bottom regions. In some embodiments, the method further includes performing a plurality of dopant implants into the source/drain feature. In some examples, the plurality of dopant implants includes implantation of a first dopant within the bottom region and implantation of a second dopant within the top region. In some embodiments, the first dopant has a first graded doping profile within the bottom region, and the second dopant has a second graded doping profile within the top region.Type: GrantFiled: May 13, 2021Date of Patent: April 2, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Hao Lin, Chih-Chuan Yang, Chih-Hsuan Chen, Bwo-Ning Chen, Cha-Hon Chou, Hsin-Wen Su, Chih-Hsiang Huang
-
Patent number: 11949015Abstract: A method includes following steps. A semiconductor fin is formed extending from a substrate. A gate structure is formed extending across the semiconductor fin. Recesses are etched in the semiconductor fin. Source/drain epitaxial structures are formed in the recesses in the semiconductor fin. Formation of each of the source/drain epitaxial structures comprises performing a first epitaxy growth process to form a bar-shaped epitaxial structure in one of the recesses, and performing a second epitaxy growth process to form a cladding epitaxial layer cladding on the bar-shaped epitaxial structure. The bar-shaped epitaxial structure has a lower phosphorous concentration than the cladding epitaxial layer.Type: GrantFiled: August 10, 2022Date of Patent: April 2, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Szu-Chi Yang, Chih-Hsiang Huang
-
Patent number: 11934027Abstract: An optical system affixed to an electronic apparatus is provided, including a first optical module, a second optical module, and a third optical module. The first optical module is configured to adjust the moving direction of a first light from a first moving direction to a second moving direction, wherein the first moving direction is not parallel to the second moving direction. The second optical module is configured to receive the first light moving in the second moving direction. The first light reaches the third optical module via the first optical module and the second optical module in sequence. The third optical module includes a first photoelectric converter configured to transform the first light into a first image signal.Type: GrantFiled: June 21, 2022Date of Patent: March 19, 2024Assignee: TDK TAIWAN CORP.Inventors: Chao-Chang Hu, Chih-Wei Weng, Chia-Che Wu, Chien-Yu Kao, Hsiao-Hsin Hu, He-Ling Chang, Chao-Hsi Wang, Chen-Hsien Fan, Che-Wei Chang, Mao-Gen Jian, Sung-Mao Tsai, Wei-Jhe Shen, Yung-Ping Yang, Sin-Hong Lin, Tzu-Yu Chang, Sin-Jhong Song, Shang-Yu Hsu, Meng-Ting Lin, Shih-Wei Hung, Yu-Huai Liao, Mao-Kuo Hsu, Hsueh-Ju Lu, Ching-Chieh Huang, Chih-Wen Chiang, Yu-Chiao Lo, Ying-Jen Wang, Shu-Shan Chen, Che-Hsiang Chiu
-
Patent number: 11862076Abstract: Disclosed is a light-emitting diode display module, including a first light-emitting diode, a second light-emitting diode, a third light-emitting diode, a scan block, a voltage conversion block, a first sink block, and a second sink block. An operating voltage of the first light-emitting diode is lower than that of the second and third light-emitting diodes. The voltage conversion block provides an auxiliary power supply voltage based on a high power supply voltage and a low power supply voltage. The first light-emitting diode is coupled between the scan block and the first sink block receiving the high power supply voltage and the auxiliary power supply voltage. The second light-emitting diode and the third light-emitting diode are coupled between the scan block and the second sink block receiving the high power supply voltage and the low power supply voltage.Type: GrantFiled: February 21, 2023Date of Patent: January 2, 2024Assignee: AUO CorporationInventors: Chung-Hsien Hsu, Chi-Yu Geng, Shu-Hao Chang, Hung-Chi Wang, Ming-Hung Tu, Ya-Fang Chen, Chih-Hsiang Yang
-
Patent number: 11791444Abstract: A display apparatus including a circuit substrate, a plurality of light-emitting elements, an optical film, and an adhesive layer is provided. These light-emitting elements are electrically bonded to the circuit substrate. The optical film overlaps the light-emitting elements. The light-emitting elements are disposed between the optical film and the circuit substrate. The adhesive layer is disposed between the optical film and the circuit substrate, and connects the light-emitting elements and the optical film. A cavity is provided between the light-emitting elements, the circuit substrate, and the adhesive layer.Type: GrantFiled: July 15, 2021Date of Patent: October 17, 2023Assignee: Au Optronics CorporationInventors: Chih-Wei Chien, Chih-Hsiang Yang, Shau-Yu Tsai, Cheng-Chuan Chen, Chih-Ling Hsueh
-
Publication number: 20230301117Abstract: A memory device includes a substrate, a first conductive stripe disposed on the substrate and extending along a first direction, a second conductive stripe disposed on the first conductive stripe, a first pillar element and a spacer. The second conductive stripe extends along a second direction intersected with the first direction. A thickness of the second conductive stripe is greater than a thickness of the first conductive stripe, and the second conductive stripe is an integral structure. The first pillar element is disposed at an intersection between the first conductive stripe and the second conductive stripe, and extends from a top surface of the first conductive stripe to a bottom surface of the second conductive stripe along a third direction intersected with the first direction and the second direction. The first pillar element includes a switching layer and a memory layer corresponding to a first level.Type: ApplicationFiled: March 18, 2022Publication date: September 21, 2023Inventors: Erh-Kun LAI, Hsiang-Lan LUNG, Chih-Hsiang YANG
-
Publication number: 20230282160Abstract: Disclosed is a light-emitting diode display module, including a first light-emitting diode, a second light-emitting diode, a third light-emitting diode, a scan block, a voltage conversion block, a first sink block, and a second sink block. An operating voltage of the first light-emitting diode is lower than that of the second and third light-emitting diodes. The voltage conversion block provides an auxiliary power supply voltage based on a high power supply voltage and a low power supply voltage. The first light-emitting diode is coupled between the scan block and the first sink block receiving the high power supply voltage and the auxiliary power supply voltage. The second light-emitting diode and the third light-emitting diode are coupled between the scan block and the second sink block receiving the high power supply voltage and the low power supply voltage.Type: ApplicationFiled: February 21, 2023Publication date: September 7, 2023Applicant: AUO CorporationInventors: Chung-Hsien Hsu, Chi-Yu Geng, Shu-Hao Chang, Hung-Chi Wang, Ming-Hung Tu, Ya-Fang Chen, Chih-Hsiang Yang
-
Publication number: 20230282144Abstract: An arcuate display device includes a plurality of display units each having has a plurality of pixels, a virtual axis, and a plurality of driving devices. Each pixel includes first, second, and third light-emitting elements respectively disposed at first, second, and third positions. The driving devices corresponding to the display units having the same minimum distance from the virtual axis have the same circuit layout design. The first, second, and third positions are sequentially arranged in a direction away from the virtual axis. Optical properties of the first light-emitting elements and the third light-emitting elements in at least a part of the pixels disposed at a first side of the virtual axis are respectively substantially the same as optical properties of the third light-emitting elements and the first light-emitting elements in at least a part of the pixels disposed at a second side of the virtual axis.Type: ApplicationFiled: March 1, 2023Publication date: September 7, 2023Applicant: AUO CorporationInventors: Kai-Yi Lu, Hung-Chi Wang, Chen-Yu Lin, Ya-Fang Chen, Chih-Hsiang Yang
-
Publication number: 20230207536Abstract: The present disclosure provides a display device, including first to fourth LEDs, a line structure, and first to fourth lines. The second LED is arranged in a first direction corresponding to the first LED. The fourth LED is arranged in a second direction corresponding to the third LED. The line structure includes first to third line segments. The first line is coupled to the first LED. The second line is coupled to the second LED. The third line is coupled to the third LED. The fourth line is coupled to the fourth LED. A portion of the first line and a portion of the second line are in parallel with the first line segment, a portion of the third line is in parallel with the second line segment, and a portion of the fourth line is in parallel with the third line segment.Type: ApplicationFiled: July 12, 2022Publication date: June 29, 2023Inventors: Jeng-Lin CAI, Chung-Hsien HSU, Ming-Hung TU, Ya-Fang CHEN, Chih-Hsiang YANG
-
Publication number: 20230185237Abstract: A holographic energy system is operable to generate an output wavefront according to a complex amplitude function. The holographic energy system includes a continuous three-dimensional energy medium, an array of energy devices configured to output energy to interact with the continuous three-dimensional energy medium to define a hologram therein, and an electromagnetic (EM) energy source positioned to output coherent EM energy that is incident on the hologram in the continuous three-dimensional energy medium to generate an output wavefront.Type: ApplicationFiled: November 18, 2022Publication date: June 15, 2023Inventors: Chih-Hsiang Yang, Jonathan Sean Karafin, Brendan Elwood Bevensee
-
Publication number: 20230155586Abstract: A driving device comprises a first complementary metal-oxygen-semiconductor circuit and a first comparator. The first complementary metal-oxygen-semiconductor circuit is configured for outputting a power signal or a pull-down signal according to the first input signal. The first comparator comprises a first non-inverting input terminal and a first inverting input terminal. The first non-inverting input terminal is coupled to the first complementary metal-oxygen-semiconductor circuit, and is configured to receive the power signal or the pull-down signal. The first inverting input terminal is configured for receiving a first reference signal, and the first comparator is configured to compare one of the power signal and the pull-down signal and the first reference signal to provide a first driving signal.Type: ApplicationFiled: July 12, 2022Publication date: May 18, 2023Inventors: Chi-Yu GENG, Ming-Hung TU, Ya-Fang CHEN, Chih-Hsiang YANG
-
Patent number: 11620940Abstract: The present disclosure provides a driving circuit, including a transistor and a level shifter. The first terminal of the transistor is electrically connected to a light emitting diode and is configured to receive a supply voltage. The second terminal of the transistor is configured to receive a first reference voltage. The level shifter is configured to receive an input signal from a previous-stage driving circuit and adjust the voltage level of the input signal according to a voltage operating range formed by the supply voltage and the first reference voltage to generate a level-shifted signal corresponding to the voltage operating range and configured to control the transistor. The input signal varies between a second reference voltage and the supply voltage. The second reference voltage and the first reference voltage are different from each other and both lower than the supply voltage.Type: GrantFiled: February 18, 2022Date of Patent: April 4, 2023Assignee: AU OPTRONICS CORPORATIONInventors: Chung-Hsien Hsu, Ming-Hung Tu, Ya-Fang Chen, Chih-Hsiang Yang
-
Patent number: 11568799Abstract: A driving circuit for a display panel and including a receiving interface, a timing controller, a pulse width modulation controller and a line latch is disclosed. The receiving interface is configured to receive a first input signal, a second input signal and a link signal to generate a plurality of display data accordingly, wherein the first input signal and the second input signal are a pair of differential signals. The timing controller is configured to interpret the first input signal, the second input signal and the link signal to generate a trigger signal. The pulse width modulation controller is configured to perform pulse width modulation to generate a first output signal and a second output signal. The line latch is configured to hold the first and second output signals, and output the first and second output signals according to the trigger signal to drive the display panel.Type: GrantFiled: October 29, 2021Date of Patent: January 31, 2023Assignee: AU OPTRONICS CORPORATIONInventors: Chih-Hao Hung, Hung-Chi Wang, Ya-Fang Chen, Chih-Hsiang Yang
-
Publication number: 20220407000Abstract: A memory cell formed in a pillar structure between a first electrode and a second electrode includes laminated encapsulation structure. In one example, the pillar includes a body of ovonic threshold switch material, carbon-based intermediate layers, metal layers and a body of phase change memory material in electrical series between the first and second electrodes. The laminated encapsulation structure surrounds the pillar. The laminated dielectric encapsulation structure comprises at least three conformal layers, including a first layer of material, a second conformal layer of a second layer material different from the first layer material; and a third conformal layer of a third layer material different from the second layer material.Type: ApplicationFiled: June 16, 2021Publication date: December 22, 2022Applicants: MACRONIX INTERNATIONAL CO., LTD., INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Hsiang YANG, Hsiang-Lan LUNG, Wei-Chih CHIEN, Cheng-Wei CHENG, Matthew J. BRIGHTSKY
-
Patent number: 11443679Abstract: A display device and a display method are provided. The display device includes a board, a sensing circuit, and a feedback control circuit. The board includes a display array formed by a plurality of pixels. The sensing circuit includes a test pixel and a light sensor. The light sensor receives light emitted by the test pixel to generate a corresponding sensing signal. The feedback control circuit receives the sensing signal and generates a pulse width adjusting signal to adjust a pulse width at which the pixels are operated for display.Type: GrantFiled: August 12, 2021Date of Patent: September 13, 2022Assignee: Au Optronics CorporationInventors: Pei-Fen Lai, Hung-Chi Wang, Ya-Fang Chen, Chih-Hsiang Yang
-
Publication number: 20220284845Abstract: A display device and a display method are provided. The display device includes a board, a sensing circuit, and a feedback control circuit. The board includes a display array formed by a plurality of pixels. The sensing circuit includes a test pixel and a light sensor. The light sensor receives light emitted by the test pixel to generate a corresponding sensing signal. The feedback control circuit receives the sensing signal and generates a pulse width adjusting signal to adjust a pulse width at which the pixels are operated for display.Type: ApplicationFiled: August 12, 2021Publication date: September 8, 2022Applicant: Au Optronics CorporationInventors: Pei-Fen Lai, Hung-Chi Wang, Ya-Fang Chen, Chih-Hsiang Yang