Patents by Inventor Chih-Wei Liu
Chih-Wei Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12164235Abstract: Some implementations described herein include operating components in a lithography system at variable speeds to reduce, minimize, and/or prevent particle generation due to rubbing of or collision between contact parts of the components. In some implementations, a component in a path of transfer of a semiconductor substrate in the lithography system is operated at a relatively high movement speed through a first portion of an actuation operation, and is operated at a reduced movement speed (e.g., a movement speed that is less than the high movement speed) through a second portion of the actuation operation in which contact parts of the component are to interact. The reduced movement speed reduces the likelihood of particle generation and/or release from the contact parts when the contact parts interact, while the high movement speed provides a high semiconductor substrate throughput in the lithography system.Type: GrantFiled: July 31, 2023Date of Patent: December 10, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shao-Hua Wang, Kueilin Ho, Cheng Wei Sun, Zong-You Yang, Chih-Chun Chiang, Yi-Fam Shiu, Chueh-Chi Kuo, Heng-Hsin Liu, Li-Jui Chen
-
Patent number: 12161748Abstract: A topical formulation comprising (a) a therapeutically effective amount of tofacitinib; (b) at least one solvent; and (c) optionally one or more other pharmaceutically acceptable excipients is provided. Also provided is a method for treating and/or preventing autoimmune diseases in a subject administering said topical formulation.Type: GrantFiled: March 26, 2021Date of Patent: December 10, 2024Assignee: TWI BIOTECHNOLOGY, INC.Inventors: Chih-Ming Chen, Guang-Wei Lu, Ling-Ying Liaw, Fan-Lun Liu, Shih-Fen Liao, Chou-Hsiung Chen, Yu-Han Kao, Yu-Yin Chen
-
Publication number: 20240404971Abstract: A semiconductor package and a manufacturing method thereof are provided. The semiconductor package includes a first device die; a second device die, stacked on the first device die; and first electrical connectors and second electrical connectors, disposed in between the first and second device dies. A first pitch between the first electrical connectors is greater than a second pitch between the second electrical connectors. The first and second electrical connectors respectively comprise a solder joint and first metallic layers lying at opposite sides of the solder joint and formed of a first metallic material. Each of the second electrical connectors further comprises at least one second metallic layer formed of a second metallic material.Type: ApplicationFiled: June 1, 2023Publication date: December 5, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzuan-Horng Liu, Chih-Wei Wu
-
Publication number: 20240393679Abstract: In pellicle cleaning, a gas is flowed on a pellicle using at least one gas nozzle. During the flowing, the pellicle is moved respective to the at least one gas nozzle. During the flowing, the pellicle is exposed to ionized gas generated by at least one alpha ionizer. Also during the flowing, an ultrasonic wave is applied to the pellicle using an ultrasound transducer or transducer array. The gas nozzle may have a nozzle aperture comprising a slit or a linear array of apertures arranged parallel with a pellicle membrane of the pellicle.Type: ApplicationFiled: July 30, 2024Publication date: November 28, 2024Inventors: Kun-Lung Hsieh, Tzu Han Liu, Hao-En Luo, Chih-Wei Wen
-
Patent number: 12152035Abstract: An androgen receptor (AR) binding molecule has the structure of Formula (I) shown in the following: wherein E is CH2, G is CH, is OH, NH2, OTf or C?C, X is CF3 or trifluoromethylphenyl, is a single bond, and Y and Z are CH2; or is absent, X is CF3, is a double bond, and Y and Z are CH.Type: GrantFiled: December 23, 2021Date of Patent: November 26, 2024Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Chih-Wei Fu, Hao-Hsuan Liu, Chiu-Lien Hung, Yu-Chin Lin, Tsan-Lin Hu, Chien-Chin Huang
-
Publication number: 20240387667Abstract: A semiconductor device includes a semiconductor substrate having a first source/drain region, a semiconductor layer, a first floating gate electrode, a first control gate electrode, a second floating gate electrode, a second control gate electrode, and an erase gate electrode. The semiconductor layer extends upward from the first source/drain region of the semiconductor substrate. The first floating gate electrode laterally surrounds the first semiconductor layer. The first control gate electrode laterally surrounds the first floating gate electrode and the first semiconductor layer. The second floating gate electrode laterally surrounds the first semiconductor layer. The second control gate electrode laterally surrounds the second floating gate electrode and the semiconductor layer.Type: ApplicationFiled: July 30, 2024Publication date: November 21, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-Pin CHANG, Chien-Hung LIU, Chih-Wei HUNG
-
Publication number: 20240387200Abstract: A chamber of a semiconductor fabrication facility may include a vent port diffuser. The vent port diffuser may include a first tube member configured to couple the vent port diffuser to a vent port of the chamber. The vent port diffuser may include a second tube member coupled to the first tube member. The second tube member may comprise a plurality of openings spaced along a length of the second tube member, with the plurality of openings configured to receive a fluid from the chamber. Based on the semiconductor fabrication facility including the vent port diffuser, the chamber may be configured to provide an improved flow field of a fluid within the chamber. In this way, the vent port diffuser may reduce defects of semiconductor devices transported through the chamber that might otherwise be caused by contaminants.Type: ApplicationFiled: July 26, 2024Publication date: November 21, 2024Inventors: Yung-Tsun LIU, Chao-Hung WAN, Kuang-Wei CHENG, Chih-Tsung LEE, Chyi-Tsong NI
-
Publication number: 20240384414Abstract: Methods and systems for chemical vapor deposition (CVD) are disclosed. The methods and systems use a showerhead including a domed internal baffle plate. The domed internal baffle plate is perforated. The presence of the domed internal baffle plate improves the uniformity of gas distribution through the holes of the showerhead across the surface area of the showerhead. This improves deposition uniformity on the semiconducting wafer substrate upon which CVD is being performed, or improves the cleaning of the reaction chamber when a cleaning gas is pumped in through the showerhead.Type: ApplicationFiled: July 26, 2024Publication date: November 21, 2024Inventors: Yung-Tsun Liu, Kuang-Wei Cheng, Sung-Ju Huang, Chih-Tsung Lee, Chyi-Tsong Ni
-
Publication number: 20240384416Abstract: A chuck vacuum line of a semiconductor processing tool includes a first portion that penetrates a sidewall of a main pumping line of the semiconductor processing tool. The chuck vacuum line includes a second portion that is substantially parallel to the sidewall of the main pumping line and to a direction of flow in the main pumping line. A size of the second portion increases between an inlet end of the second portion and an outlet end of the second portion along the direction of flow in the main pumping line.Type: ApplicationFiled: July 30, 2024Publication date: November 21, 2024Inventors: Yung-Tsun LIU, Kuang-Wei CHENG, Sheng-chun YANG, Chih-Tsung LEE, Chyi-Tsong NI
-
Publication number: 20240387601Abstract: Pellicles are inspected by projecting a light pattern thereon and monitoring the reflected light by CCD module or the like. Software-based inspection of the reflected pattern recognizes any distortions in the pattern or contamination, and thus identifies wrinkles or other defects in the pellicle prior to use in the manufacturing process. Recognition of defects and replacement will avoid instances of pellicle rupture thereby avoiding damage to wafers being patterned.Type: ApplicationFiled: May 16, 2023Publication date: November 21, 2024Inventors: Yao-Ren KUO, Chih-Wei WEN, Kun-Lung HSIEH, Tzu Han LIU, Hung-Jul CHANG
-
Publication number: 20240387233Abstract: A clamp ring including an inner periphery of increased diameter at locations where inwardly extending tabs are not located reduces the risk a workpiece that is placed in close proximity to the clamp ring or which contacts the clamp ring during processing will stick to the clamp ring.Type: ApplicationFiled: July 26, 2024Publication date: November 21, 2024Inventors: Chih-Wei CHOU, Yuan-Hsin CHI, Yin-Tun CHOU, Hung-Chih WANG, Yu-Chi LIU, Chih-Ming WANG
-
Publication number: 20240379393Abstract: In certain embodiments, a workstation includes: a cleaning station configured to clean a die vessel, wherein the die vessel is configured to secure a semiconductor die; an inspection station configured to inspect the die vessel after cleaning to determine whether the die vessel is identified as passing inspection; and a conveyor configured to move the die vessel between the cleaning station and the inspection station.Type: ApplicationFiled: July 25, 2024Publication date: November 14, 2024Inventors: Tsung-Sheng KUO, Guan-Wei HUANG, Chih-Hung HUANG, Yang-Ann CHU, Hsu-Shui LIU, Jiun-Rong PAI
-
Publication number: 20240378362Abstract: A method includes cropping a plurality of images from a layout of an integrated circuit, generating a first plurality of hash values, each from one of the plurality of images, loading a second plurality of hash values stored in a hotspot library, and comparing each of the first plurality of hash values with each of the second plurality of hash values. The step of comparing includes calculating a similarity value between the each of the first plurality of hash values and the each of the second plurality of hash values. The method further includes comparing the similarity value with a pre-determined threshold similarity value, and in response to a result that the similarity value is greater than the pre-determined threshold similarity value, recording a position of a corresponding image that has the result. The position is the position of the corresponding image in the layout.Type: ApplicationFiled: July 25, 2024Publication date: November 14, 2024Inventors: I-Shuo Liu, Chih-Chun Hsia, Hsin-Ting Chou, Kuanhua Su, William Weilun Hong, Chih Hung Chen, Kei-Wei Chen
-
Publication number: 20240379421Abstract: A semiconductor structure includes: a first conductive layer arranged over a substrate; a dielectric layer arranged over the first conductive layer; a second conductive layer arranged within the dielectric layer and electrically connected to the first conductive layer, the second conductive layer including a sidewall distant from the dielectric layer by a width; and a first blocking layer over a surface of the first conductive layer between the second conducive layer and the dielectric layer. The first blocking layer includes at least one element of a precipitant.Type: ApplicationFiled: July 21, 2024Publication date: November 14, 2024Inventors: CHUN-WEI HSU, CHIH-CHIEH CHANG, YI-SHENG LIN, JIAN-CI LIN, JENG-CHI LIN, TING-HSUN CHANG, LIANG-GUANG CHEN, JI CUI, KEI-WEI CHEN, CHI-JEN LIU
-
Publication number: 20240379854Abstract: The present disclosure describes various non-planar semiconductor devices, such as fin field-effect transistors (finFETs) to provide an example, having one or more metal rail conductors and various methods for fabricating these non-planar semiconductor devices. In some situations, the one or more metal rail conductors can be electrically connected to gate, source, and/or drain regions of these various non-planar semiconductor devices. In these situations, the one or more metal rail conductors can be utilized to electrically connect the gate, the source, and/or the drain regions of various non-planar semiconductor devices to other gate, source, and/or drain regions of various non-planar semiconductor devices and/or other semiconductor devices. However, in other situations, the one or more metal rail conductors can be isolated from the gate, the source, and/or the drain regions these various non-planar semiconductor devices.Type: ApplicationFiled: July 24, 2024Publication date: November 14, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Liang Chen, Chih-Ming Lai, Ching-Wei Tsai, Charles Chew -Yuen Young, Jiann-Tyng Tzeng, Kuo-Cheng Chiang, Ru-Gun Liu, Wei-Hao Wu, Yi-Hsiung Lin, Chia-Hao Chang, Lei-Chun Chou
-
Publication number: 20240379471Abstract: A diaphragm position of a valve may be detected and/or determined such that operation of the diaphragm may be monitored. A sensor included in the valve may generate sensor data that may be used to monitor the position of the diaphragm, which in turn may be used to determine a flow of a fluid through the valve. In this way, the sensor may be used to determine whether the diaphragm is properly functioning, may be used to identify and detect failures of the diaphragm, and/or may be used to quickly terminate operation of an associated deposition tool. This may reduce semiconductor substrate scrap, may reduce device failures on semiconductor substrates that are processed by the deposition tool, may increase semiconductor processing quality of the deposition tool, and/or may increase semiconductor processing yields of the deposition tool.Type: ApplicationFiled: July 26, 2024Publication date: November 14, 2024Inventors: Kuang-Wei CHENG, Yung-Tsun LIU, Chih-Tsung LEE, Chyi-Tsong NI
-
Patent number: 12142653Abstract: A semiconductor device includes a semiconductor substrate, a first semiconductor layer, a first floating gate electrode, a first control gate electrode, an erase gate electrode, and a blocking layer. The semiconductor substrate has a first source/drain region. The first semiconductor layer extends upward from the first source/drain region of the semiconductor substrate. The first floating gate electrode surrounds the first semiconductor layer. The first control gate electrode surrounds the first floating gate electrode and the first semiconductor layer. The erase gate electrode is over the first floating gate electrode and the first control gate electrode. The erase gate electrode surrounds the first semiconductor layer. The blocking layer has a first portion between the first floating gate electrode and the first control gate electrode and a second portion between the erase gate electrode and the first semiconductor layer.Type: GrantFiled: December 8, 2022Date of Patent: November 12, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-Pin Chang, Chien-Hung Liu, Chih-Wei Hung
-
Patent number: 12142514Abstract: A clamp ring including an inner periphery of increased diameter at locations where inwardly extending tabs are not located reduces the risk a workpiece that is placed in close proximity to the clamp ring or which contacts the clamp ring during processing will stick to the clamp ring.Type: GrantFiled: August 27, 2021Date of Patent: November 12, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Wei Chou, Yuan-Hsin Chi, Yin-Tun Chou, Hung-Chih Wang, Yu-Chi Liu, Chih-Ming Wang
-
Publication number: 20240371959Abstract: A method includes forming a first fin structure and a second fin structure protruding from a substrate, forming a dielectric fin between the first fin structure and the second fin structure, recessing the dielectric fin to form a trench between the first fin structure and the second fin structure, and depositing a first dielectric layer on sidewall surfaces of the trench and on a top surface of the recessed dielectric fin. After the depositing the first dielectric layer, a second dielectric layer is deposited in the trench. The method further includes depositing a third dielectric layer to cap the second dielectric layer in the trench, and forming a gate structure on the first fin structure, the second fin structure, and the third dielectric layer.Type: ApplicationFiled: July 17, 2024Publication date: November 7, 2024Inventors: Chih-Chung Chang, Sung-En Lin, Chung-Ting Ko, You-Ting Lin, Yi-Hsiu Liu, Po-Wei Liang, Jiun-Ming Kuo, Yung-Cheng Lu, Chi On Chui, Yuan-Ching Peng, Jen-Hong Chang
-
Publication number: 20240371868Abstract: An integrated circuit includes a semiconductor substrate, an isolation region extending into, and overlying a bulk portion of, the semiconductor substrate, a buried conductive track comprising a portion in the isolation region, and a transistor having a source/drain region and a gate electrode. The source/drain region or the gate electrode is connected to the buried conductive track.Type: ApplicationFiled: July 16, 2024Publication date: November 7, 2024Inventors: Pochun Wang, Ting-Wei Chiang, Chih-Ming Lai, Hui-Zhong Zhuang, Jung-Chan Yang, Ru-Gun Liu, Shih-Ming Chang, Ya-Chi Chou, Yi-Hsiung Lin, Yu-Xuan Huang, Guo-Huei Wu, Yu-Jung Chang