Patents by Inventor Chih Wen
Chih Wen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11996361Abstract: A method of making a semiconductor device includes etching an insulating layer to form a first opening and a second opening. The method further includes depositing a conductive material in the first opening. The method further includes performing a surface modification process on the conductive material. The method further includes depositing, after the surface modification process, a first liner layer in the second opening, wherein the first liner layer extends over the conductive material and the insulating layer. The method further includes depositing a conductive fill over the first liner layer, wherein the conductive fill includes a different material from the conductive material.Type: GrantFiled: August 10, 2022Date of Patent: May 28, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shu-Cheng Chin, Yao-Min Liu, Hung-Wen Su, Chih-Chien Chi, Chi-Feng Lin
-
Patent number: 11996484Abstract: A semiconductor device includes a substrate, two source/drain features over the substrate, channel layers connecting the two source/drain features, and a gate structure wrapping around each of the channel layers. Each of the two source/drain features include a first epitaxial layer, a second epitaxial layer over the first epitaxial layer, and a third epitaxial layer on inner surfaces of the second epitaxial layer. The channel layers directly interface with the second epitaxial layers and are separated from the third epitaxial layers by the second epitaxial layers. The first epitaxial layers include a first semiconductor material with a first dopant. The second epitaxial layers include the first semiconductor material with a second dopant. The second dopant has a higher mobility than the first dopant.Type: GrantFiled: May 13, 2021Date of Patent: May 28, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Hao Lin, Chih-Hsuan Chen, Chia-Hao Pao, Chih-Chuan Yang, Chih-Yu Hsu, Hsin-Wen Su, Chia-Wei Chen
-
Patent number: 11997266Abstract: Methods and apparatus for loop-filter processing of reconstructed video are disclosed. According to one method, multiple CC-ALF (Cross-Component Adaptive Loop Filter) filters are used. Selection of the multiple CC-ALF filters can be signalled in one APS (Adaptation Parameter Set). According to another method, the CC-ALF can be implemented according to the difference between a to-be-process sample and its neighbouring sample.Type: GrantFiled: July 24, 2020Date of Patent: May 28, 2024Assignee: HFI INNOVATION INC.Inventors: Yu-Wen Huang, Chih-Wei Hsu, Ching-Yeh Chen, Tzu-Der Chuang, Shaw-Min Lei
-
Publication number: 20240170349Abstract: A method of manufacturing a semiconductor structure, comprising: disposing a dielectric layer over a semiconductive wafer defined with a plurality of active regions and a scribe line region surrounding each of the plurality of active regions; forming a plurality of interconnect structures within the dielectric layer, wherein the formation of the plurality of interconnect structures includes forming a plurality of first testing pads within the scribe line region and at least partially exposed through the dielectric layer; and sawing the semiconductive wafer along the scribe line region to form a first interposer and a second interposer, wherein each of the plurality of first testing pads is at least partially removed by the sawing of the semiconductive wafer.Type: ApplicationFiled: January 15, 2023Publication date: May 23, 2024Inventors: CHIH-HSUAN TAI, YU-WEI CHIU, KUO WEN CHEN, HSIANG-TAI LU
-
Patent number: 11990290Abstract: A detachable pushbutton structure includes a case seat which is formed with an internal receiving space for receiving a base seat and a linking member. The base seat has multiple contact legs. The linking member is drivable to control the respective contact legs to form different conducting states. A support seat connected with the linking member and has an internal penetrating hole. A light-emitting member is received in the penetrating hole and connected with the base seat. A connected section is disposed on an outer side of the support seat. A cap assembly can be tightly capped on the penetrating hole of the support seat. A pushbutton is capped on the cap assembly and has a connection section detachably connected with the connected section. A protective ring securely connected between an inner circumference of the receiving space and an outer circumference of the support seat.Type: GrantFiled: August 12, 2022Date of Patent: May 21, 2024Assignees: Switchlab Inc., Switchlab (Shanghai) Co., Ltd., Gaocheng Electronics Co., Ltd.Inventors: Chih-Yuan Wu, Chih-Hao Sung, Yi-Wen Qiu
-
Patent number: 11988934Abstract: An electronic device includes: a first light modulation assembly, including: a first substrate; a second substrate opposite to the first substrate; a first conductive layer disposed on the first substrate; a second conductive layer disposed on the second substrate; a first insulating layer disposed on the first substrate; and a first light modulation layer disposed between the first conductive layer and the second conductive layer.Type: GrantFiled: May 17, 2022Date of Patent: May 21, 2024Assignee: INNOLUX CORPORATIONInventors: Bi-Ly Lin, Rong-Jyun Lin, I-Wen Yang, Chih-Chung Hsu
-
Publication number: 20240162003Abstract: A passivation equipment and a passivation method for a semiconductor device are provided in the present invention. The passivation equipment for the semiconductor device includes a chamber housing and a splitter disposed in the chamber housing. The splitter divides the chamber housing to a first chamber and a second chamber. The passivation equipment further includes a first intake tube connected to the first chamber, a plasma producing unit disposed in the first chamber and a pressure detecting unit connected to the first chamber. By using the passivation equipment of the present invention, high-pressure plasma is used to increase a passivation efficiency of the semiconductor device and decrease a temperature of a passivation reaction.Type: ApplicationFiled: November 9, 2023Publication date: May 16, 2024Inventors: Chi-Wen CHEN, Chun-Huai LI, Chih-Hung CHEN, Chun-Hung HUNG
-
Publication number: 20240160185Abstract: The invention provides a portable CNC machine, including a body and four anchorage bases. The body is put on a surface of a work frame. The body is provided with a machining tool, a processing module and four take-up and pay-off modules, each take-up and pay-off module takes up and pays off a cable, a tail end of each cable is provided with an anchor, and the processing module is connected to and controls the four take-up and pay-off modules. The four anchorage bases are disposed at four corners of the work frame respectively, and stretch and hang the four anchors thereon respectively. The processing module controls the four take-up and pay-off modules to take up and pay off the cables to control the body to freely move on the work frame, and at the same time, the processing module controls the machining tool to carry out a machining operation.Type: ApplicationFiled: September 27, 2023Publication date: May 16, 2024Inventors: Ren-Yu Yeh, Po-Hsiang Yu, Chih-Wen Cheng
-
Publication number: 20240163947Abstract: A method for multi-link operation (MLO) is provided. The method for MLO may be applied to an apparatus. The method for MLO may include the following steps. A multi-chip controller of the apparatus may assign different data to a plurality of chips of the apparatus, wherein each chip corresponds to one link of multi-links. Each chip may determine whether transmission of the assigned data has failed. A first chip of the chips may transmit the assigned data to an access point (AP) in response to the first chip determining that the transmission of the assigned data has not failed.Type: ApplicationFiled: November 8, 2023Publication date: May 16, 2024Inventors: Cheng-Ying WU, Wei-Wen LIN, Shu-Min CHENG, Hui-Ping TSENG, Chi-Han HUANG, Chih-Chun KUO, Yang-Hung PENG, Hao-Hua KANG
-
Patent number: 11985314Abstract: Video processing methods and apparatuses in a video encoding or decoding system for processing out-of-bounds nodes in a current picture. An out-of-bounds node is a coding tree node with a block region across a current picture boundary. The video processing method or apparatus determines an inferred splitting type, applies the inferred splitting type to split the out-of-bounds node into child blocks, adaptively splits each child block into one or multiple leaf blocks, and encodes or decodes the leaf blocks in the out-of-bounds node inside the current picture. The inferred splitting type for partitioning out-of-bounds nodes in an inter slice, picture, or tile is the same as the inferred splitting type for partitioning out-of-bounds nodes in an intra slice, picture, or tile.Type: GrantFiled: December 24, 2019Date of Patent: May 14, 2024Assignee: HFI INNOVATION INC.Inventors: Chia-Ming Tsai, Chih-Wei Hsu, Tzu-Der Chuang, Ching-Yeh Chen, Yu-Wen Huang, Shih-Ta Hsiang
-
Patent number: 11983848Abstract: Aspects of the disclosure provide a frame processor for processing frames with aliasing artifacts. For example, the frame processor can include a super-resolution (SR) and anti-aliasing (AA) engine and an attention reference frame generator coupled to the SR and AA engine. The SR and AA engine can be configured to enhance resolution and remove aliasing artifacts of a frame to generate a first high-resolution frame with aliasing artifacts and a second high-resolution frame with aliasing artifacts removed. The attention reference frame generator can be configured to generate an attention reference frame based on the first high-resolution frame and the second high-resolution frame.Type: GrantFiled: January 6, 2023Date of Patent: May 14, 2024Assignee: MEDIATEK INC.Inventors: Cheng-Lung Jen, Pei-Kuei Tsung, Chih-Wei Chen, Yao-Sheng Wang, Shih-Che Chen, Yu-Sheng Lin, Chih-Wen Goo, Shih-Chin Lin, Tsung-Shian Huang, Ying-Chieh Chen
-
Patent number: 11984478Abstract: A method includes forming a first portion of a spacer layer over a first fin and a second portion of the spacer layer over a second fin, performing a first etching process to recess the first portion of the spacer layer with respect to the second portion of the spacer layer to form first spacers on sidewalls of the first fin, subsequently performing a second etching process to recess the second portion of the spacer layer with respect to the first spacers to form second spacers on sidewalls of the second fin, where the second spacers are formed to a height greater than that of the first spacers, and forming a first epitaxial source/drain feature and a second epitaxial source/drain feature between the first spacers and the second spacers, respectively, where the first epitaxial source/drain feature is larger than that of the second epitaxial source/drain feature.Type: GrantFiled: June 8, 2021Date of Patent: May 14, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Shu Wen Wang, Chih-Teng Liao, Chih-Shan Chen, Jui Fu Hsieh, Dave Lo
-
Patent number: 11980694Abstract: A sterilization apparatus for a portable electronic device including a cabinet and a carrier is provided. The carrier includes a base slidably disposed on the cabinet, multiple first positioning elements and multiple second positioning elements disposed in parallel on the base, multiple sterilization light sources corresponding to the second positioning elements and multiple pressure sensors disposed in parallel in the base. The base is configured to carry at least one portable electronic device. One second positioning element is disposed between any two adjacent first positioning elements, and any first positioning element and any second positioning element adjacent to each other are separated by a positioning space. The pressure sensors are respectively located in the positioning spaces. One sterilization light source is disposed between any two adjacent pressure sensors, and the pressure sensors are configured to sense a pressure from the portable electronic device.Type: GrantFiled: May 13, 2021Date of Patent: May 14, 2024Assignee: COMPAL ELECTRONICS, INC.Inventors: Yi-Hung Chen, Chih-Wen Chiang, Yun-Tung Pai, Yen-Hua Hsiao, Yao-Kuang Su, Yi-Hsuan Lin, Han-Sheng Siao
-
Patent number: 11985324Abstract: Exemplary video processing methods and apparatuses for encoding or decoding a current block by inter prediction are disclosed. Input data of a current block is received and partitioned into sub-partitions and motion refinement is independently performed on each sub-partition. A reference block for each sub-partition is obtained from one or more reference pictures according to an initial motion vector (MV). A refined MV for each sub-partition is derived by searching around the initial MV with N-pixel refinement. One or more boundary pixels of the reference block for a sub-partition is padded for motion compensation of the sub-partition. A final predictor for the current block is generated by performing motion compensation for each sub-partition according to its refined MV. The current block is then encoded or decoded according to the final predictor.Type: GrantFiled: March 13, 2020Date of Patent: May 14, 2024Assignee: HFI INNOVATION INC.Inventors: Yu-Cheng Lin, Chun-Chia Chen, Chih-Wei Hsu, Ching-Yeh Chen, Tzu-Der Chuang, Yu-Wen Huang
-
Publication number: 20240151900Abstract: A method for manufacturing a semiconductor device includes: forming a first waveguide structure and a second waveguide structure on a substrate in which the first waveguide structure and the second waveguide structure is spaced apart from each other by a recess; conformally forming an un-doped dielectric layer to cover the first and second waveguide structures and to form a gap between two corresponding portions of the un-doped dielectric layer laterally covering the first waveguide structure and the second waveguide structure, respectively; and forming a doped filling layer to fill the gap.Type: ApplicationFiled: February 22, 2023Publication date: May 9, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wei-Li LO, Huan-Chieh CHEN, Yao-Wen CHANG, Chih-Ming CHEN
-
Publication number: 20240151935Abstract: An optical element driving mechanism is provided. The optical element driving mechanism includes a movable portion, a fixed portion, and a driving assembly. The movable portion is used to connect the optical element. The movable portion may move relative to the fixed portion. The driving assembly is used to drive the movable portion to move relative to the fixed portion.Type: ApplicationFiled: March 8, 2023Publication date: May 9, 2024Inventors: Hsiao-Hsin HU, Chih-Wen CHIANG, Chia-Che WU, Yu-Chiao LO, Yi-Ho CHEN, Chao-Chang HU, Sin-Jhong SONG
-
Publication number: 20240154703Abstract: A signal processing system includes a first transceiver unit, a second transceiver unit, a protocol analysis circuit, a system chip, and a network unit. The first transceiver unit can transceive a first optical signal and a first electrical signal. The second transceiver unit can transceive a second optical signal and a second electrical signal. The protocol analysis circuit can process the first electrical signal and an analysis signal related to the first optical signal. The system chip can process the analysis signal, the second electrical signal, a first operation signal and a second operation signal. The network unit can transceive the first operation signal and the second operation signal, and transceive a first network signal and a second network signal between the network unit and a user device. The system chip and the network unit can process signals related to the first optical signal and the second optical signal.Type: ApplicationFiled: September 18, 2023Publication date: May 9, 2024Applicant: Gemtek Technology Co., Ltd.Inventors: Hung-Wen Chen, Chih-Sien Yao, Chun-Yu Chen
-
Publication number: 20240153949Abstract: Various embodiments of the present disclosure are directed towards a method for forming an integrated chip (IC). The method includes forming a first fin of semiconductor material and a second fin of semiconductor material within a semiconductor substrate. A gate structure is formed over the first fin and source/drain regions are formed on or within the first fin. The source/drain regions are formed on opposite sides of the gate structure. One or more pick-up regions are formed on or within the second fin. The source/drain regions respectively have a first width measured along a first direction parallel to a long axis of the first fin and the one or more pick-up regions respectively have a second width measured along the first direction. The second width is larger than the first width.Type: ApplicationFiled: January 4, 2024Publication date: May 9, 2024Inventors: Hsin-Wen Su, Lien Jung Hung, Ping-Wei Wang, Wen-Chun Keng, Chih-Chuan Yang, Shih-Hao Lin
-
Publication number: 20240154015Abstract: A method includes forming a first fin and a second fin protruding from a frontside of a substrate, forming a gate stack over the first and second fins, forming a dielectric feature dividing the gate stack into a first segment engaging the first fin and a second segment engaging the second fin, and growing a first epitaxial feature on the first fin and a second epitaxial feature on the second fin. The dielectric feature is disposed between the first and second epitaxial features. The method also includes performing an etching process on a backside of the substrate to form a backside trench, and forming a backside via in the backside trench. The backside trench exposes the dielectric feature and the first and second epitaxial features. The backside via straddles the dielectric feature and is in electrical connection with the first and second epitaxial features.Type: ApplicationFiled: March 22, 2023Publication date: May 9, 2024Inventors: Jui-Lin CHEN, Hsin-Wen SU, Chih-Ching WANG, Chen-Ming LEE, Chung-I YANG, Yi-Feng TING, Jon-Hsu HO, Lien-Jung HUNG, Ping-Wei WANG
-
Patent number: D1026916Type: GrantFiled: January 5, 2022Date of Patent: May 14, 2024Assignee: COMPAL ELECTRONICS, INC.Inventors: Hao-Jen Fang, Kung-Ju Chen, Wei-Yi Chang, Chun-Chieh Chen, Chih-Wen Chiang, Sheng-Hung Lee