Patents by Inventor Chi-Ming Tsai

Chi-Ming Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 12386264
    Abstract: Embodiments described herein relate to methods of printing double exposure patterns in a lithography environment. The methods include determining a second exposure pattern to be exposed with a first exposure pattern in a lithography process. The second exposure pattern is determined with a rule-based process flow or a lithography model process flow.
    Type: Grant
    Filed: September 9, 2021
    Date of Patent: August 12, 2025
    Assignee: Applied Materials, Inc.
    Inventor: Chi-Ming Tsai
  • Publication number: 20250255038
    Abstract: A semiconductor light emitting device includes a multi-quantum-well structure, a first capping layer, a second capping layer, and an electron barrier layer stacked in order. The multi-quantum-well structure includes a plurality of alternately-stacked potential barrier layers and potential well layers. The first capping layer is a semiconductor layer, and the second capping layer is a p-doped semiconductor layer. Each of the first and second capping layers has an aluminum mole fraction larger than that of each of the potential barrier layers, and the aluminum mole fraction of the first capping layer is larger than that of at least a portion of the electron barrier layer. A method for preparing the semiconductor light emitting device is also provided.
    Type: Application
    Filed: April 25, 2025
    Publication date: August 7, 2025
    Inventors: Yung-Ling LAN, Chan-Chan LING, Chi-Ming TSAI, Chia-Hung CHANG
  • Publication number: 20250255046
    Abstract: A light emitting diode is provided. The light emitting diode includes: a semiconductor stack, including a first semiconductor layer, a second semiconductor layer, and an active layer located between the first semiconductor layer and the second semiconductor layer; a first insulating layer, formed on the semiconductor stack; a reflective electrode layer, partially formed on the first insulating layer, wherein a minimum distance between an edge of the reflective electrode layer and the semiconductor stack is a fourth distance, and the fourth distance is in a range of 1 ?m to 5 ?m; and a fourth insulating layer, formed on the reflective electrode layer, wherein the fourth insulating layer is aluminum oxide.
    Type: Application
    Filed: April 22, 2025
    Publication date: August 7, 2025
    Applicant: Xiamen San'an Optoelectronics Co., Ltd.
    Inventors: Xiushan ZHU, Yan LI, Ji CHEN, Qi JING, Zhilong LU, Chi-ming TSAI, Juchin TU, Chung-ying CHANG
  • Publication number: 20250212560
    Abstract: Disclosed are a semiconductor epitaxial structure, a preparation method thereof, and a light-emitting diode. The semiconductor epitaxial structure includes a buffer layer, an N-type semiconductor layer, an active layer, and a P-type semiconductor layer that are sequentially arranged on a substrate. The material of the buffer layer is AlxInyGa(1-x-y)N, wherein 0x and 0?y. The buffer layer is doped with carbon impurities. The doping concentration of the carbon impurities in the buffer layer is lower than 9E17 atoms/cm3. The present invention grows the buffer layer using a high-temperature growth method. The buffer layer has a lower defect density and a lower content of carbon impurities, making it more possible to facilitate enhancement of the lattice quality of the subsequent epitaxial structure and improve the luminous efficiency and anti-aging capability of the light-emitting diode.
    Type: Application
    Filed: December 3, 2024
    Publication date: June 26, 2025
    Applicant: Xiamen San'an Optoelectronics Co., Ltd.
    Inventors: Menghsin YEH, Zhousheng JIANG, Chi-ming TSAI, Chungying CHANG
  • Patent number: 12340163
    Abstract: A method for forming a photomask includes following operations. A first photomask is received. The first photomask includes a first pattern and a first scattering bar. The first photomask is used to remove a first portion of a target layer to form a first opening and a second opening. The first opening corresponds to the first pattern, and the second opening corresponds to the first scattering bar. A second photomask is received. The second photomask includes a second pattern. The second photomask is used to remove a second portion of the target layer to form a third opening. The third opening corresponds to the second pattern. The second opening is widened to form the third opening using the second photomask.
    Type: Grant
    Filed: April 25, 2023
    Date of Patent: June 24, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
    Inventors: Chin-Min Huang, Ching-Hung Lai, Jia-Guei Jou, Yin-Chuan Chen, Chi-Ming Tsai
  • Patent number: 12328973
    Abstract: Disclosed is a multi-quantum well structure including a stress relief layer, an electron-collecting layer disposed on the stress relief layer, and an active layer including a first active layer unit that is disposed on the electron-collecting layer. The first active layer unit includes potential barrier sub-layers and potential well sub-layers being alternately stacked, in which at least one of the potential barrier sub-layers has a GaN/Alx1Iny1Ga(1-x1-y1)N stack, where 0<x1?1 and 0?y1<1. An LED device including the multi-quantum well structure is also disclosed.
    Type: Grant
    Filed: November 17, 2021
    Date of Patent: June 10, 2025
    Assignee: XIAMEN SAN'AN OPTOELECTRONICS CO., LTD.
    Inventors: Han Jiang, Yung-Ling Lan, Wen-Pin Huang, Changwei Song, Li-Cheng Huang, Feilin Xun, Chan-Chan Ling, Chi-Ming Tsai, Chia-Hung Chang
  • Publication number: 20250176317
    Abstract: A light-emitting diode (LED) includes a semiconductor laminated layer including a first semiconductor layer, a light-emitting layer, and a second semiconductor layer arranged sequentially; a transparent conductive layer disposed on an upper surface of the second semiconductor layer; and an insulating structure, covering the semiconductor laminated layer and the transparent conductive layer. The insulating structure defines a first opening and a second opening, the first opening is located on the first semiconductor layer, and the second opening is located on the transparent conductive layer. The transparent conductive layer defines a groove corresponding to the second opening. With this arrangement, the electrostatic discharge resistance and light-emitting performance of the LED can be effectively enhanced and the quality of the LED can be improved.
    Type: Application
    Filed: November 20, 2024
    Publication date: May 29, 2025
    Inventors: JIANGBIN ZENG, GUANGYAO WU, KAI ZHAO, CHAO LU, QING WANG, LING-YUAN HONG, SHAO-HUA HUANG, CHI-MING TSAI, CHUNG-YING CHANG
  • Publication number: 20250176318
    Abstract: A light emitting diode includes a semiconductor stacked layer, including a first semiconductor layer, a light-emitting layer and a second semiconductor layer sequentially stacked in that order, and having a mesa being an upper surface of the first semiconductor layer that is not covered by the light-emitting layer; and an insulation structure, covering the semiconductor stacked layer, and having a first opening located on the mesa and a second opening located on the second semiconductor layer. The semiconductor stacked layer defines a dimple at the mesa. The first semiconductor layer has a first sloped sidewall at the dimple, the insulation structure has a second sloped sidewall at the mesa, an angle between the first sloped sidewall and a horizontal plane is first angle, an angle between the second sloped sidewall and the horizontal plane is second angle, and the first angle is smaller than or equal to the second angle.
    Type: Application
    Filed: November 20, 2024
    Publication date: May 29, 2025
    Inventors: Xiushan ZHU, Yan LI, Qi JING, Zhihao BAO, Qingchao YANG, Chunhsien LEE, Chi-Ming TSAI, Juchin TU, Chung-Ying CHANG
  • Publication number: 20250155797
    Abstract: Embodiments described herein provide for a system, a software application, and a method of a lithography process to form a three-dimensional profile in a single exposure operation. An image projections system of a lithography system will provide a plurality of shots to a photoresist layer. To form a three-dimensional profile in the photoresist layer, a local shot density of a plurality of shots within an exposure area will be varied. The local shot density will determine a dose provided by the image projection system at each sub-grid of an exposure area. The dose will determine the thickness of a photoresist layer when the plurality of shots are projected to the photoresist layer.
    Type: Application
    Filed: December 16, 2021
    Publication date: May 15, 2025
    Inventors: Chi-Ming TSAI, Thomas L. LAIDIG
  • Patent number: 12302666
    Abstract: A semiconductor light emitting device includes a multi-quantum-well structure, a first capping layer, a second capping layer, and an electron barrier layer stacked in order. The multi-quantum-well structure includes a plurality of alternately-stacked potential barrier layers and potential well layers. The first capping layer is a semiconductor layer, and the second capping layer is a p-doped semiconductor layer. Each of the first and second capping layers has an aluminum mole fraction larger than that of each of the potential barrier layers, and the aluminum mole fraction of the first capping layer is larger than that of at least a portion of the electron barrier layer. A method for preparing the semiconductor light emitting device is also provided.
    Type: Grant
    Filed: December 15, 2023
    Date of Patent: May 13, 2025
    Assignee: XIAMEN SAN'AN OPTOELECTRONICS CO., LTD.
    Inventors: Yung-Ling Lan, Chan-Chan Ling, Chi-Ming Tsai, Chia-Hung Chang
  • Publication number: 20250151464
    Abstract: An LED and a light emitting device are provided, which includes an epitaxial structure, a transparent conductive layer, an insulating structure and a metal reflective layer. The epitaxial structure includes a first semiconductor layer, an active layer and a second semiconductor layer. The transparent conductive layer is disposed on the second semiconductor layer. The insulating structure is disposed on the transparent conductive layer, and an opening is defined in the insulating structure. The transparent conductive layer is exposed from the opening. A step portion is formed on a sidewall of the opening, and divides the opening into a first opening and a second opening. An opening width of the first opening is smaller than that of the second opening. The metal reflective layer is disposed on the insulating structure. The metal reflective layer fills the first opening and the second opening, and forms electrical contact with the second semiconductor layer.
    Type: Application
    Filed: November 5, 2024
    Publication date: May 8, 2025
    Inventors: XIUSHAN ZHU, YAN LI, QI JING, Zhihao BAO, Qingchao YANG, Chunhsien LEE, Chi-Ming TSAI, Juchin TU, Chung-Ying CHANG
  • Patent number: 12293969
    Abstract: A semiconductor structure includes a substrate including a first surface; a dielectric layer disposed over the first surface of the substrate; a first conductive line surrounded by the dielectric layer and extended over the first surface of the substrate; a second conductive line disposed adjacent to the first conductive line, surrounded by the dielectric layer and extended parallel to the first conductive line; a conductive via disposed over the first conductive line and extended through the dielectric layer; and a cross section of the conductive via substantially parallel to the first surface of the substrate, wherein the cross section of the conductive via is at least partially protruded from the first conductive line towards the second conductive line. Further, a method of manufacturing the semiconductor structure is also disclosed.
    Type: Grant
    Filed: July 29, 2022
    Date of Patent: May 6, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
    Inventors: Chi-Ta Lu, Chi-Ming Tsai
  • Patent number: 12288729
    Abstract: In an embodiment, a device includes: an integrated circuit die; an encapsulant at least partially surrounding the integrated circuit die, the encapsulant including fillers having an average diameter; a through via extending through the encapsulant, the through via having a lower portion of a constant width and an upper portion of a continuously decreasing width, a thickness of the upper portion being greater than the average diameter of the fillers; and a redistribution structure including: a dielectric layer on the through via, the encapsulant, and the integrated circuit die; and a metallization pattern having a via portion extending through the dielectric layer and a line portion extending along the dielectric layer, the metallization pattern being electrically coupled to the through via and the integrated circuit die.
    Type: Grant
    Filed: February 7, 2024
    Date of Patent: April 29, 2025
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Tzu-Sung Huang, Ming Hung Tseng, Yen-Liang Lin, Hao-Yi Tsai, Chi-Ming Tsai, Chung-Shi Liu, Chih-Wei Lin, Ming-Che Ho
  • Publication number: 20250120222
    Abstract: A light-emitting device includes a semiconductor epitaxial structure including a first semiconductor layer, an active layer, and a second semiconductor layer sequentially stacked in such order in a stacking direction, and including a plurality of through holes. The through holes extend downwardly in a direction from the second semiconductor layer to the first semiconductor layer. The through holes expose a portion of a surface of the first semiconductor layer. The light-emitting device has an ampacity. Each of the through holes has a first radius. A ratio of the first radius to the ampacity ranges from 0.1 to 0.4. A light-emitting apparatus including the light-emitting device is also provided.
    Type: Application
    Filed: December 17, 2024
    Publication date: April 10, 2025
    Inventors: Sihe CHEN, Yashu ZANG, Weichun TSENG, Shaohua HUANG, Chi -Ming TSAI, Chung-ying CHANG, Su-Hui LIN, Siyi LONG
  • Patent number: 12254258
    Abstract: A method includes receiving a pattern layout for a mask, shrinking the pattern layout to form a shrunk pattern, determining centerlines for each of a plurality of features within the shrunk pattern, and snapping the centerline for each of the plurality of features to a grid. The grid represents a minimum resolution size of a mask fabrication tool. The method further includes, after snapping the centerline for each of the plurality of features to the grid, fabricating the mask with the shrunk pattern.
    Type: Grant
    Filed: July 27, 2023
    Date of Patent: March 18, 2025
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
    Inventors: Chi-Ta Lu, Chi-Ming Tsai
  • Publication number: 20250068082
    Abstract: Embodiments of the present disclosure generally relate to lithography systems. More particularly, embodiments of the present disclosure relate to a method, a system, and a software application for a lithography process to control transmittance rate of write beams and write gray tone patterns in a single exposure operation. In one embodiment, a plurality of shots are provided by an image projection system in a lithography system to a photoresist layer. The plurality of shots exposes the photoresist layer to an intensity of light emitted from the image projection system. The local transmittance rate of the plurality of shots within an exposure area is varied to form varying step heights in the exposure area of the photoresist layer.
    Type: Application
    Filed: November 11, 2024
    Publication date: February 27, 2025
    Inventors: YingChiao WANG, Chi-Ming TSAI, Chun-chih CHUANG, Yung Peng HU
  • Publication number: 20250028251
    Abstract: A method is provided including directing a plurality of beams of radiation at a first area of a first layer on a substrate, each beam incident upon a different portion of a plurality of portions within the first area. Each portion has an area of a first size, the plurality of beams of radiation are directed at the first area based on a first pattern, the first pattern comprises a plurality of unit cells that include a plurality of on cells and a plurality of off cells, each unit cell has an area smaller than the first size, the plurality of on cells identify locations within the first area at which a beam of radiation of the plurality of beams of radiation is centrally focused, and the plurality of off cells identify locations within the first area at which no beam of radiation of the plurality of beams of radiation is centrally focused.
    Type: Application
    Filed: November 9, 2022
    Publication date: January 23, 2025
    Inventors: Thomas L. LAIDIG, Chi-Ming TSAI
  • Patent number: 12174529
    Abstract: A method for manufacturing a semiconductor device is provided. The method includes the following operations. A first layout including a plurality of first features is provided. A modified second layout is determined. The modified second layout includes a plurality of modified features separated from each other, and each of the plurality of modified features respectively overlaps each of the plurality of first features. The modified second layout is outputted to a photomask.
    Type: Grant
    Filed: July 6, 2022
    Date of Patent: December 24, 2024
    Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.
    Inventors: Wei-Chung Hu, Chi-Ta Lu, Chi-Ming Tsai
  • Publication number: 20240386176
    Abstract: A method includes receiving a pattern layout for a mask, shrinking the pattern layout to form a shrunk pattern, determining centerlines for each of a plurality of features within the shrunk pattern, and snapping the centerline for each of the plurality of features to a grid. The grid represents a minimum resolution size of a mask fabrication tool. The method further includes, after snapping the centerline for each of the plurality of features to the grid, fabricating the mask with the shrunk pattern.
    Type: Application
    Filed: July 29, 2024
    Publication date: November 21, 2024
    Inventors: Chi-Ta Lu, Chi-Ming Tsai
  • Patent number: 12140871
    Abstract: Embodiments of the present disclosure generally relate to lithography systems. More particularly, embodiments of the present disclosure relate to a method, a system, and a software application for a lithography process to control transmittance rate of write beams and write gray tone patterns in a single exposure operation. In one embodiment, a plurality of shots are provided by an image projection system in a lithography system to a photoresist layer. The plurality of shots exposes the photoresist layer to an intensity of light emitted from the image projection system. The local transmittance rate of the plurality of shots within an exposure area is varied to form varying step heights in the exposure area of the photoresist layer.
    Type: Grant
    Filed: October 21, 2022
    Date of Patent: November 12, 2024
    Assignee: Applied Materials, Inc.
    Inventors: YingChiao Wang, Chi-Ming Tsai, Chun-chih Chuang, Yung Peng Hu