Patents by Inventor Chin-Long Lin
Chin-Long Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12096569Abstract: An insulated metal substrate (IMS) includes a metal substrate, an insulating layer, a plastic frame, and a plurality of conductive metal pads. The insulating layer is located on the metal substrate. The plastic frame is located on the insulating layer and has a plurality of aperture areas. The conductive metal pads are located on the insulating layer and are respectively located in the aperture areas, and the conductive metal pads have sidewalls are in contact with the plastic frame.Type: GrantFiled: October 23, 2020Date of Patent: September 17, 2024Assignee: Jentech Precision Industrial Co., LTD.Inventors: Chun-Ta Yeh, Kuo-Pin Cheng, Chin-Long Lin
-
Patent number: 11985796Abstract: A vapor chamber includes a main body. The main body includes a base plate and a top plate. The base plate includes a plate body, a peripheral frame and a plurality of supporting pillars. The plate body has a surface. The peripheral frame is disposed on the surface of the plate body. The surface and the peripheral frame together define a first space. The first space is configured to accommodate a working fluid. The supporting pillars are located in the first space and are distributed on the surface of the plate body. The supporting pillars, the plate body and the peripheral frame are of an integrally-formed structure. The top plate abuts against the peripheral frame and the supporting pillars to seal up the first space.Type: GrantFiled: January 27, 2022Date of Patent: May 14, 2024Assignee: Jentech Precision Industrial Co., LTD.Inventors: Chun-Ta Yeh, Chin-Long Lin
-
Publication number: 20240090171Abstract: A vapor chamber includes a main body. The main body includes a base plate and a top plate. The base plate includes a plate body, a peripheral frame and a plurality of supporting pillars. The plate body has a surface. The peripheral frame is disposed on the surface of the plate body. The surface and the peripheral frame together define a first space. The first space is configured to accommodate a working fluid. The supporting pillars are located in the first space and are distributed on the surface of the plate body. The supporting pillars, the plate body and the peripheral frame are of an integrally-formed structure. The top plate abuts against the peripheral frame and the supporting pillars to seal up the first space.Type: ApplicationFiled: November 20, 2023Publication date: March 14, 2024Inventors: Chun-Ta YEH, Chin-Long LIN
-
Patent number: 11834225Abstract: A packaging method of heat spreaders includes the following steps. Arrange a plurality of heat spreaders and a plurality of gaskets alternately to a container, wherein at least one of the gaskets is arranged between any immediately-adjacent two of the most adjacent heat spreaders. Remove all of the gaskets from the container at the same time. A packaging box suitable for this packaging method is also provided.Type: GrantFiled: January 7, 2021Date of Patent: December 5, 2023Assignee: Jentech Precision Industrial Co., LTD.Inventors: Chin-Long Lin, Shih-Hung Hsu
-
Publication number: 20220312640Abstract: A vapor chamber includes a main body. The main body includes a base plate and a top plate. The base plate includes a plate body, a peripheral frame and a plurality of supporting pillars. The plate body has a surface. The peripheral frame is disposed on the surface of the plate body. The surface and the peripheral frame together define a first space. The first space is configured to accommodate a working fluid. The supporting pillars are located in the first space and are distributed on the surface of the plate body. The supporting pillars, the plate body and the peripheral frame are of an integrally-formed structure. The top plate abuts against the peripheral frame and the supporting pillars to seal up the first space.Type: ApplicationFiled: January 27, 2022Publication date: September 29, 2022Inventors: Chun-Ta YEH, Chin-Long LIN
-
Patent number: 11388823Abstract: An insulated metal substrate (IMS) includes a metal substrate, an insulating layer, a plastic frame, and a plurality of conductive metal pads. The insulating layer is located on the metal substrate. The plastic frame is located on the insulating layer and has a plurality of aperture areas. The conductive metal pads are located on the insulating layer and are respectively located in the aperture areas, and the conductive metal pads have sidewalls are in contact with the plastic frame.Type: GrantFiled: October 21, 2020Date of Patent: July 12, 2022Assignee: Jentech Precision Industrial Co., Ltd.Inventors: Chun-Ta Yeh, Kuo-Pin Cheng, Chin-Long Lin
-
Publication number: 20220081166Abstract: A packaging method of heat spreaders includes the following steps. Arrange a plurality of heat spreaders and a plurality of gaskets alternately to a container, wherein at least one of the gaskets is arranged between any immediately-adjacent two of the most adjacent heat spreaders. Remove all of the gaskets from the container at the same time. A packaging box suitable for this packaging method is also provided.Type: ApplicationFiled: January 7, 2021Publication date: March 17, 2022Inventors: Chin-Long LIN, Shih-Hung HSU
-
Patent number: 11083087Abstract: An insulated metal substrate (IMS) includes a metal substrate, an insulating layer, a plastic frame, and a plurality of conductive metal pads. The insulating layer is located on the metal substrate. The plastic frame is located on the insulating layer and has a plurality of aperture areas. The conductive metal pads are located on the insulating layer and are respectively located in the aperture areas, and the conductive metal pads have sidewalls are in contact with the plastic frame.Type: GrantFiled: December 12, 2019Date of Patent: August 3, 2021Assignee: Jentech Precision Industrial Co., LTD.Inventors: Chun-Ta Yeh, Kuo-Pin Cheng, Chin-Long Lin
-
Publication number: 20210045239Abstract: An insulated metal substrate (IMS) includes a metal substrate, an insulating layer, a plastic frame, and a plurality of conductive metal pads. The insulating layer is located on the metal substrate. The plastic frame is located on the insulating layer and has a plurality of aperture areas. The conductive metal pads are located on the insulating layer and are respectively located in the aperture areas, and the conductive metal pads have sidewalls are in contact with the plastic frame.Type: ApplicationFiled: October 21, 2020Publication date: February 11, 2021Inventors: Chun-Ta YEH, Kuo-Pin CHENG, Chin-Long LIN
-
Publication number: 20210045240Abstract: An insulated metal substrate (IMS) includes a metal substrate, an insulating layer, a plastic frame, and a plurality of conductive metal pads. The insulating layer is located on the metal substrate. The plastic frame is located on the insulating layer and has a plurality of aperture areas. The conductive metal pads are located on the insulating layer and are respectively located in the aperture areas, and the conductive metal pads have sidewalls are in contact with the plastic frame.Type: ApplicationFiled: October 23, 2020Publication date: February 11, 2021Inventors: Chun-Ta YEH, Kuo-Pin CHENG, Chin-Long LIN
-
Publication number: 20200229303Abstract: An insulated metal substrate (IMS) includes a metal substrate, an insulating layer, a plastic frame, and a plurality of conductive metal pads. The insulating layer is located on the metal substrate. The plastic frame is located on the insulating layer and has a plurality of aperture areas. The conductive metal pads are located on the insulating layer and are respectively located in the aperture areas, and the conductive metal pads have sidewalls are in contact with the plastic frame.Type: ApplicationFiled: December 12, 2019Publication date: July 16, 2020Inventors: Chun-Ta YEH, Kuo-Pin CHENG, Chin-Long LIN
-
Patent number: 8379730Abstract: Methods and systems for image processing are provided. A particular method includes receiving a video object plane (VOP) at an image processing device and decoding the received VOP. The method also includes storing an order number of the decoded VOP at a P-VOP queue in a memory of the image processing device when the received VOP is a predictive coded VOP (P-VOP). The method further includes storing the order number of the decoded VOP at a first available location of a display ordered read queue in the memory of the image processing device when the received VOP is not a P-VOP.Type: GrantFiled: March 18, 2009Date of Patent: February 19, 2013Assignee: Sigmatel, Inc.Inventors: Chin-Long Lin, Ren-Yuh Wang
-
Publication number: 20090175342Abstract: Methods and systems for image processing are provided. A particular method includes receiving a video object plane (VOP) at an image processing device and decoding the received VOP. The method also includes storing an order number of the decoded VOP at a P-VOP queue in a memory of the image processing device when the received VOP is a predictive coded VOP (P-VOP). The method further includes storing the order number of the decoded VOP at a first available location of a display ordered read queue in the memory of the image processing device when the received VOP is not a P-VOP.Type: ApplicationFiled: March 18, 2009Publication date: July 9, 2009Applicant: SigmaTel, LLC (formerly known as SigmaTel, Inc.)Inventors: Chin-Long Lin, Ren-Yuh Wang
-
Patent number: 7424056Abstract: A device and a method are disclosed for motion estimation and bandwidth reduction in a memory. The device includes a memory for storing a plurality of frame data, a controller connected to the memory, a first motion estimation processor for performing a coarse-tuning operation and a second motion estimation processor for performing a fine-tuning operation. Similarity between a reference frame and a current frame is calculated based on the averages of every two adjacent pixels in the reference macroblocks and current macroblocks. The amount of calculations for determining motion estimation is greatly reduced, and bandwidth in utilizing the memory is accordingly reduced as motion estimation is advantageously achieved.Type: GrantFiled: July 4, 2003Date of Patent: September 9, 2008Assignee: SIGMATEL, Inc.Inventors: Chin-Long Lin, Ren-Yuh Wang
-
Patent number: 7284080Abstract: The invention provides a system and method for memory bus assignment for a plurality of functional devices. According to a preferred embodiment, the invention provides a system comprising a plurality of functional devices accessing a memory bus wherein the memory bus allows access by one of the functional devices for one cycle of period of time, a plurality of request agents corresponding to the functional devices, a control register respectively storing access priority grades for the request agents, a plurality of counter timers respectively loading the access priority grades; and a bus elector coupled with the counter timers wherein the bus elector respectively compares the loaded access priority grades and elects one out of the request agents according to the compared access priority grades. The memory bus accordingly allows access by one of the functional devices corresponding to the elected request agent for one cycle of period of time.Type: GrantFiled: July 4, 2003Date of Patent: October 16, 2007Assignee: Sigmatel, Inc.Inventors: Chin-Long Lin, Ren-Yuh Wang
-
Publication number: 20050002455Abstract: The invention advantageously provides a method for motion estimation and bandwidth reduction in a memory and a device for performing the same. The device according to the invention includes a memory for storing a plurality of frame data, a controller connected to the memory, a first motion estimation processor for performing a coarse-tuning operation and a second motion estimation processor for performing a fine-tuning operation. Similarity between a reference frame and a current frame is calculated based on the averages of every two adjacent pixels in the reference macroblocks and current macroblocks. The amount of calculations for determining motion estimation is greatly reduced, and bandwidth in utilizing the memory is accordingly reduced as motion estimation is advantageously achieved.Type: ApplicationFiled: July 4, 2003Publication date: January 6, 2005Inventors: Chin-Long Lin, Ren-Yuh Wang
-
Publication number: 20050005050Abstract: The invention provides a system and method for memory bus assignment for a plurality of functional devices. According to a preferred embodiment, the invention provides a system comprising a plurality of functional devices accessing a memory bus wherein the memory bus allows access by one of the functional devices for one cycle of period of time, a plurality of request agents corresponding to the functional devices, a control register respectively storing access priority grades for the request agents, a plurality of counter timers respectively loading the access priority grades; and a bus elector coupled with the counter timers wherein the bus elector respectively compares the loaded access priority grades and elects one out of the request agents according to the compared access priority grades. The memory bus accordingly allows access by one of the functional devices corresponding to the elected request agent for one cycle of period of time.Type: ApplicationFiled: July 4, 2003Publication date: January 6, 2005Inventors: Chin-Long Lin, Ren-Yuh Wang
-
Publication number: 20050002459Abstract: The invention generally relates to image processing and, more particularly, to display order of video object planes (VOPs) of images. The method according to a preferred embodiment of the invention primarily comprises the steps of arranging a first queue of a plurality of cells with a first order, providing a second queue of a single cell storing an order number, decoding the incoming video object planes (VOPs), determining whether the incoming VOPs are intra coded (I-VOPs), determining whether the incoming VOPs are predictive coded (P-VOPs), determining whether the incoming VOPs are bidirectional predictive coded (B-VOPs), and registering one of the plurality of cells of the first queue with a VOP incoming order for the incoming VOPs that are I-VOPs or B-VOPs.Type: ApplicationFiled: July 4, 2003Publication date: January 6, 2005Inventors: Chin-Long Lin, Ren-Yuh Wang