Patents by Inventor Ching-Long Jiang
Ching-Long Jiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7687291Abstract: Methods of preparing front and back facets of a diode laser include controlling an atmosphere within a first chamber, such that an oxygen content and a water vapor content are controlled to within predetermined levels and cleaving the diode laser from a wafer within the controlled atmosphere of the first chamber to form a native oxide layer hating a predetermined thickness on the front and back facets of the diode laser. After cleavage, the diode laser is transported from the first chamber to a second chamber within a controlled atmosphere, the native oxide layer on the front and back facets of the diode laser is partially removed, an amorphous surface layer is formed on the front and back facets of the diode laser, and the front and back facets of the diode laser are passivated.Type: GrantFiled: March 27, 2006Date of Patent: March 30, 2010Assignee: Trumpf Photonics Inc.Inventors: Greg Charache, John Hostetler, Ching-Long Jiang, Raymond J. Menna, Radosveta Radionova, Robert W. Roff, Holger Schlüter
-
Publication number: 20060216842Abstract: Methods of preparing front and back facets of a diode laser include controlling an atmosphere within a first chamber, such that an oxygen content and a water vapor content are controlled to within predetermined levels and cleaving the diode laser from a wafer within the controlled atmosphere of the first chamber to form a native oxide layer hating a predetermined thickness on the front and back facets of the diode laser. After cleavage, the diode laser is transported from the first chamber to a second chamber within a controlled atmosphere, the native oxide layer on the front and back facets of the diode laser is partially removed, an amorphous surface layer is formed on the front and back facets of the diode laser, and the front and back facets of the diode laser are passivated.Type: ApplicationFiled: March 27, 2006Publication date: September 28, 2006Inventors: Greg Charache, John Hostetler, Ching-Long Jiang, Raymond Menna, Radosveta Radionova, Robert Roff, Holger Schulter
-
Publication number: 20060215719Abstract: The invention relates to ridge waveguide semiconductor diode lasers that include a substrate, a first cladding layer near the substrate, a second cladding layer near the first cladding layer, and an active layer between the first cladding layer and the second cladding layer and extending the distance between a first facet and a second facet of the diode laser. The diode laser includes a cap layer located near the second cladding layer, a ridge formed in the cap layer and the second cladding layer, and a contact layer applied at least at the ridge for injecting current into the active layer. The contact layer contacts the cap layer in a contact region having a length that is less than the distance between the first facet and the second facet such that the cap layer includes an unpumped facet region. Methods to make the new lasers are also described.Type: ApplicationFiled: March 27, 2006Publication date: September 28, 2006Inventors: Greg Charache, Ching-Long Jiang, Raymond Menna
-
Patent number: 6933536Abstract: The present invention relates to a technique for fabricating a mechanical or visual alignment fiducial on a laser die particularly adapted for application with a laser die that is a buried structure edge emitting laser. In fabricating the device, the fiducial and the active mesa are formed in the same photolithography patterning step, using conventional techniques. The active is then buried with regrowth layers. The regrowth layers are subsequently selectively etched to expose the fiducial, leaving the active region protected and buried.Type: GrantFiled: September 9, 2003Date of Patent: August 23, 2005Assignee: Tyco Electronics CorporationInventors: Terry Patrick Bowen, William Sean Ring, Ching-Long Jiang, Randall B. Wilson, Mark S. Soler, John Baker Breedis, Richard Anderson
-
Patent number: 6625357Abstract: The present invention relates to a technique for fabricating a mechanical or visual alignment fiducial on a laser die particularly adapted for application with a laser die that is a buried structure edge emitting laser. In fabricating the device, the fiducial and the active mesa are formed in the same photolithography patterning step, using conventional techniques. The active is then buried with regrowth layers. The regrowth layers are subsequently selectively etched to expose the fiducial, leaving the active region protected and buried.Type: GrantFiled: October 18, 2001Date of Patent: September 23, 2003Assignee: Tyco Electronics CorporationInventors: Terry Patrick Bowen, William Sean Ring, Ching-Long Jiang, Randall B. Wilson, Mark S. Soler, John Baker Breedis, Richard Anderson
-
Publication number: 20020119588Abstract: The present invention relates to a technique for fabricating a mechanical or visual alignment fiducial on a laser die particularly adapted for application with a laser die that is a buried structure edge emitting laser. In fabricating the device, the fiducial and the active mesa are formed in the same photolithography patterning step, using conventional techniques. The active is then buried with regrowth layers. The regrowth layers are subsequently selectively etched to expose the fiducial, leaving the active region protected and buried.Type: ApplicationFiled: October 18, 2001Publication date: August 29, 2002Inventors: Terry Patrick Bowen, William Sean Ring, Ching-Long Jiang, Randall B. Wilson, Mark S. Soler, John Baker Breedis, Richard Anderson
-
Patent number: 6385224Abstract: An edge emitting laser comprising a substrate with or without a buffer layer having a central mesa disposed thereon, said central mesa having a bottom surface, a top surface and side surfaces and said mesa having an active layer disposed on said substrate with or without a buffer layer, a cladding layer disposed on said active layer, and a quaternary layer disposed on said cladding layer; first and second blocking layers disposed along said sides of said mesa; and at least one alignment fiducial disposed along an outer region of the laser, said alignment fiducial comprising at least a first surface and a second surface, said first surface being a certain distance from said active layer in the y-direction and said second surface being a certain distance from said active layer in the x-direction, said first surface comprising at least a portion of the top of said quaternary layer, said second surface comprising at least a portion of a side of at least one of said quaternary, cladding, or active layers.Type: GrantFiled: March 29, 1999Date of Patent: May 7, 2002Assignee: The Whitaker CorporationInventors: Ching-Long Jiang, Randall Brian Wilson, Mark Rafael Soler
-
Patent number: 6085007Abstract: Passive alignment members for surface emitting and detecting optoelectronic devices having a silicon substrate with a front surface and a back surface and a selected thickness therebetween; side surfaces with holes having vertical registration surfaces etched therein for receiving alignment pins; and at least one optoelectronic device disposed on the front surface, the device being aligned to the hole.Type: GrantFiled: February 27, 1998Date of Patent: July 4, 2000Inventors: Ching-Long Jiang, Robert Addison Boudreau, Sr.
-
Patent number: 5913002Abstract: A passive alignment scheme for aligning surface emitting/detecting optical electronic devices to optical fibers through the use of a mini-MT ferrule used in a RJ connector by way of silicon waterboard technology. The mini-MT ferrule has guide pins which are use to align the optical fiber ultimately to the optoelectronic device.Type: GrantFiled: February 27, 1998Date of Patent: June 15, 1999Assignee: The Whitaker CorporationInventor: Ching-Long Jiang
-
Patent number: 5857050Abstract: A package for an optoelectronic device having an optical fiber in communication therewith. The parts of the package are generally of polymer material, preferably engineering thermoplastic, which is assembled to the fiber having the device mounted on a printed circuit board type material, FR4. The adhesion process of the individual parts of the package is done typically through a solvent bonding or an epoxy curing process that is done at room temperature, thereby eliminating the drawbacks of soldering at high temperature which has the attendant disadvantage of built in stress and thermal expansion resulting in misalignment of the individual parts. The related packaging technique greatly reduces the requirements of active alignment of the fiber to the device in the packaging of the device and fiber. Accordingly, the overall cost of the device is reduced by virtue of the reduced cost of the parts of the package as well as the process for fabrication of the package.Type: GrantFiled: February 28, 1997Date of Patent: January 5, 1999Assignee: The Whitaker CorporationInventors: Ching-Long Jiang, Eric Shek-Fai Mak, Steven Patrick O'Neill, Bill Henry Reysen
-
Patent number: 5789772Abstract: Light emitting devices are requiring greater switching speeds to achieve greater modulation bandwidths. The problems of intrinsic capacitance associated with conventional semiconductor heterojunction devices are reduced by the reduction of pn junction capacitance as well as the use of a semi-insulating blocking layer and a conductive substrate. Non-linearity of optical power output versus bias current is addressed by a heat dissipation scheme using the semi-insulative and conductive layers of the device.Type: GrantFiled: August 18, 1997Date of Patent: August 4, 1998Assignee: The Whitaker CorporationInventor: Ching-Long Jiang
-
Patent number: 5629232Abstract: Light emitting devices are requiring greater switching speeds to achieve greater modulation bandwidths. The problems of intrinsic capacitance associated with conventional semiconductor heterojunction devices are reduced by the reduction of pn junction capacitance as well as the use of a semi-insulating blocking layer and a conductive substrate. Furthermore, a light absorbing layer is disposed on one side of an unetched portion of the semi-insulating material and an active layer disposed on opposite side. Also, the interface of the semi-insulating material and the active and absorbing layers are at prescribed angles that reduce back reflections to the absorbing and active layers. This arrangement reduces pumping in the absorbing region and thus reduces the lasing effect, allowing for a stable LED. The angle at the interface is determined by having the structure at a predetermined crystallographic direction and having the semi-insulating mesa etched to reveal a predetermined crystalline plane.Type: GrantFiled: November 14, 1994Date of Patent: May 13, 1997Assignee: The Whitaker CorporationInventor: Ching-Long Jiang
-
Patent number: 5608234Abstract: Light emitting devices are requiring greater switching speeds to achieve greater modulation bandwidths. The problems of intrinsic capacitance associated with conventional semiconductor heterojunction devices are reduced by the reduction of pn junction capacitance as well as the use of a semi-insulating blocking layer and a conductive substrate. Furthermore, a light absorbing layer is disposed on one side of an unetched portion of the semi-insulating material and an active layer disposed on an opposite side of the unetched portion. Also, the interface of the semi-insulating material and the active and absorbing layers are at prescribed angles that reduce back reflections to the absorbing and active layers. This arrangement reduces pumping in the absorbing region and thus reduces the lasing effect, allowing for a stable LED.Type: GrantFiled: February 23, 1996Date of Patent: March 4, 1997Assignee: The Whitaker CorporationInventor: Ching-Long Jiang