Patents by Inventor Ching-ming Lee
Ching-ming Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240112905Abstract: A method of forming a semiconductor device includes forming a mask layer over a substrate and forming an opening in the mask layer. A gap-filling material is deposited in the opening. A plasma treatment is performed on the gap-filling material. The height of the gap-filling material is reduced. The mask layer is removed. The substrate is patterned using the gap-filling material as a mask.Type: ApplicationFiled: November 30, 2023Publication date: April 4, 2024Inventors: Ching-Yu Chang, Jei Ming Chen, Tze-Liang Lee
-
Patent number: 11944412Abstract: A blood pressure detection device manufactured by a semiconductor process includes a substrate, a microelectromechanical element, a gas-pressure-sensing element, a driving-chip element, an encapsulation layer and a valve layer. The substrate includes inlet apertures. The microelectromechanical element and the gas-pressure-sensing element are stacked and integrally formed on the substrate. The encapsulation layer is encapsulated and positioned on the substrate. A flowing-channel space is formed above the microelectromechanical element and the gas-pressure-sensing element. The encapsulation layer includes an outlet aperture in communication with an airbag. The driving-chip element controls the microelectromechanical element, the gas-pressure-sensing element and valve units to transport gas.Type: GrantFiled: June 2, 2021Date of Patent: April 2, 2024Assignee: MICROJET TECHNOLOGY CO., LTD.Inventors: Hao-Jan Mou, Ying-Lun Chang, Ching-Sung Lin, Chi-Feng Huang, Yung-Lung Han, Chang-Yen Tsai, Wei-Ming Lee, Chun-Yi Kuo, Tsung-I Lin
-
Patent number: 11437281Abstract: The present disclosure provides a method for manufacturing semiconductor device and a semiconductor device formed using same. The method includes: preparing a substrate; forming a pad oxide layer and a barrier layer on the substrate, the barrier layer is disposed on the pad oxide layer; forming a plurality of shallow trench isolation structures in the substrate to form multiple regions in the substrate; removing a part of the barrier layer to form a recess, the recess is set in any one of the multiple regions, and a region directly below the recess is defined as a high voltage device region; and forming a gate oxide layer in the recess, and removing the barrier layer. The method provided in the present disclosure simplifies the manufacturing process and reduces the production costs.Type: GrantFiled: April 16, 2020Date of Patent: September 6, 2022Assignee: Nexchip Semiconductor Co., LTDInventors: Zhongxiang Ma, Ching-Ming Lee, Po-Hua Kung
-
Patent number: 11404328Abstract: The present disclosure provides a semiconductor structure and a manufacturing method thereof. The method includes: preparing a semiconductor substrate; sequentially forming an oxide layer and a sacrificial layer on the semiconductor substrate, the thickness of the oxide layer is a first thickness; forming a plurality of trenches in the semiconductor substrate, wherein the trenches extending from the sacrificial layer into the semiconductor substrate; forming an isolation dielectric layer on the plurality of trenches and the sacrificial layer, and removing the isolation dielectric layer on the sacrificial layer to form a plurality of isolation structures; forming a well region in the semiconductor substrate; processing the oxide layer by an etching process, so that the thickness of the oxide layer is equal to a second thickness, the first thickness is greater than the second thickness; and forming a polysilicon gate on the etched oxide layer.Type: GrantFiled: July 23, 2020Date of Patent: August 2, 2022Assignee: Nexchip Semiconductor Co., LTDInventors: Chunlong Xu, Ching-Ming Lee, Tsung-kai Yang
-
Publication number: 20210380910Abstract: The present invention provides a cell counting and culture interpretation method and its application, which includes: obtaining a cell culture image; segmenting the cell culture image by a cell inference model to obtain a plurality of regions corresponding to a plurality of classification parameters; calculating a culture parameter corresponding to one of the classification parameters; and determining to replace a culture medium when the culture parameter is between 0.05 and 0.15 and determining to harvest cells when the culture parameter is greater than 0.69. The present invention can provide objective and consistent standards to further improve efficiency and reduce manpower costs.Type: ApplicationFiled: June 3, 2021Publication date: December 9, 2021Inventors: Samuel CHEN, Chi-Bin LI, Ching-Ming LEE
-
Publication number: 20210384083Abstract: The present disclosure provides a semiconductor structure and a manufacturing method thereof. The method includes: preparing a semiconductor substrate; sequentially forming an oxide layer and a sacrificial layer on the semiconductor substrate, the thickness of the oxide layer is a first thickness; forming a plurality of trenches in the semiconductor substrate, wherein the trenches extending from the sacrificial layer into the semiconductor substrate; forming an isolation dielectric layer on the plurality of trenches and the sacrificial layer, and removing the isolation dielectric layer on the sacrificial layer to form a plurality of isolation structures; forming a well region in the semiconductor substrate; processing the oxide layer by an etching process, so that the thickness of the oxide layer is equal to a second thickness, the first thickness is greater than the second thickness; and forming a polysilicon gate on the etched oxide layer.Type: ApplicationFiled: July 23, 2020Publication date: December 9, 2021Applicant: Nexchip Semiconductor Co., LTDInventors: Chunlong Xu, Ching-Ming Lee, Tsung-kai Yang
-
Publication number: 20210217878Abstract: A diffused field-effect transistor (FET) is disclosed. The diffused FET is dually optimized in voltage resistance by incorporating both a trench isolation structure and a thick second oxide layer and thus has a more significantly improved breakdown voltage. With the thick second oxide layer ensuring suitable voltage resistance of the transistor device, its on-resistance can be reduced either by reducing the size of the trench isolation structure or increasing an ion dopant concentration of a drift region. As such, a good tradeoff between voltage resistance and on-resistance is achievable.Type: ApplicationFiled: March 26, 2021Publication date: July 15, 2021Inventors: Menghui WANG, Ching-Ming LEE, Jinzhuan ZHU
-
Patent number: 11024722Abstract: A diffused field-effect transistor (FET) and a method of fabricating same are disclosed. The diffused FET is dually optimized in voltage resistance by incorporating both a trench isolation structure and a thick second oxide layer and thus has a more significantly improved breakdown voltage. With the thick second oxide layer ensuring suitable voltage resistance of the transistor device, its on-resistance can be reduced either by reducing the size of the trench isolation structure or increasing an ion dopant concentration of a drift region. As such, a good tradeoff between voltage resistance and on-resistance is achievable.Type: GrantFiled: March 25, 2020Date of Patent: June 1, 2021Assignee: NEXCHIP SEMICONDUCTOR CORPORATIONInventors: Menghui Wang, Ching-Ming Lee, Jinzhuan Zhu
-
Patent number: 10490441Abstract: A silicon island structure and a method of fabricating same are disclosed. The method includes: forming multiple first trenches in a silicon substrate; forming second trenches by partially filling some of the first trenches with an insulating material; depositing a protective layer over the silicon substrate and over the second trenches; removing the protective layer over bottoms of the second trenches and the insulating material under the second trenches, thereby exposing sidewalls of some first trenches; oxidizing portions of the silicon substrate between the exposed sidewalls of the first trenches to form an oxide layer; removing the protective layer covering sidewalls of the second trenches; and filling the second trenches with an isolating material to form isolations, wherein portions of the silicon substrate between the isolations define silicon islands. This method enables the formation of silicon islands at desired locations with reduced process complexity and cost.Type: GrantFiled: October 18, 2018Date of Patent: November 26, 2019Assignee: NEXCHIP SEMICONDUCTOR CORPORATIONInventors: Tiansong Pu, Ching-Ming Lee, Hsin-Chuan Chen
-
Patent number: 9998141Abstract: A method and a system for transmitting data are provided. In a source apparatus, original data is divided into a plurality of source segments, a similarity calculation is performed for each of the source segments to obtain a similarity set, and the similarity set is transmitted to a target apparatus. In the target apparatus, whether a target segment corresponding to the source segment exists in the target apparatus is determined according to the similarity set to obtain a comparison result, and the comparison result is transmitted to the source apparatus. In the source apparatus, after the original data is dehydrated according to the comparison result to obtain dehydration data, the dehydration data is transmitted to the target apparatus. In the target apparatus, the dehydration data is rehydrated to the original data.Type: GrantFiled: December 29, 2014Date of Patent: June 12, 2018Assignee: COMPAL ELECTRONICS, INC.Inventors: Chi-Bin Li, Ching-Ming Lee
-
Patent number: 9509777Abstract: A connection method and a management server are provided. Each electronic apparatus detects connection behavior supported by a network, where the electronic apparatus is located, through the management server and accordingly generates a corresponding connection profile and stores it to the management server. The management server reads two connection profiles corresponding to two electronic apparatuses when the management server receives a connection request desired to connect from one of the electronic apparatuses to another one, and dynamically adjusts a plurality of connection detection procedures based on a connection success/failure record. The management server tests the connection detection procedures to determine whether a connection can be established between the two electronic apparatuses so as to obtain a session profile for establishing the connection.Type: GrantFiled: April 21, 2014Date of Patent: November 29, 2016Assignee: COMPAL ELECTRONICS, INC.Inventors: Ching-Ming Lee, Chi-Bin Li
-
Publication number: 20160165012Abstract: A method and a system for transmitting data are provided. In a source apparatus, original data is divided into a plurality of source segments, a similarity calculation is performed for each of the source segments to obtain a similarity set, and the similarity set is transmitted to a target apparatus. In the target apparatus, whether a target segment corresponding to the source segment exists in the target apparatus is determined according to the similarity set to obtain a comparison result, and the comparison result is transmitted to the source apparatus. In the source apparatus, after the original data is dehydrated according to the comparison result to obtain dehydration data, the dehydration data is transmitted to the target apparatus. In the target apparatus, the dehydration data is rehydrated to the original data.Type: ApplicationFiled: December 29, 2014Publication date: June 9, 2016Applicant: COMPAL ELECTRONICS, INC.Inventors: Chi-Bin Li, Ching-Ming Lee
-
Patent number: 9159394Abstract: A ring-shaped magnetoresistive memory device includes a ring-shaped magnetoresistive memory cell, a first conductor, and a second conductor. The first conductor is positioned on a first surface of the ring-shaped magnetoresistive memory cell for generating a first magnetic field pulse. The second conductor is positioned on a second surface of the ring-shaped magnetoresistive memory cell for generating a second magnetic field pulse. The first surface is opposite to the second surface. An extension direction of the first conductor is perpendicular to an extension direction of the second conductor. A time delay is between the first magnetic field pulse and the second magnetic field pulse.Type: GrantFiled: May 1, 2014Date of Patent: October 13, 2015Assignee: NATIONAL YUNLIN UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Jyh-Shinn Yang, Ching-Ming Lee, Te-Ho Wu
-
Publication number: 20150023092Abstract: A ring-shaped magnetoresistive memory device includes a ring-shaped magnetoresistive memory cell, a first conductor, and a second conductor. The first conductor is positioned on a first surface of the ring-shaped magnetoresistive memory cell for generating a first magnetic field pulse. The second conductor is positioned on a second surface of the ring-shaped magnetoresistive memory cell for generating a second magnetic field pulse. The first surface is opposite to the second surface. An extension direction of the first conductor is perpendicular to an extension direction of the second conductor. A time delay is between the first magnetic field pulse and the second magnetic field pulse.Type: ApplicationFiled: May 1, 2014Publication date: January 22, 2015Applicant: NATIONAL YUNLIN UNIVERSITY OF SCIENCE AND TECHNOLOGYInventors: Jyh-Shinn YANG, Ching-Ming LEE, Te-Ho WU
-
Patent number: 8890144Abstract: A high voltage semiconductor device includes a substrate, an insulating layer positioned on the substrate, and a silicon layer positioned on the insulating layer. The silicon layer further includes at least a first doped strip, two terminal doped regions formed respectively at two opposite ends of the silicon layer and electrically connected to the first doped strip, and a plurality of second doped strips. The first doped strip and the terminal doped regions include a first conductivity type, the second doped strips include a second conductivity type, and the first conductivity type and the second conductivity type are complementary. The first doped strip and the second doped strips are alternately arranged.Type: GrantFiled: March 8, 2012Date of Patent: November 18, 2014Assignee: United Microelectronics Corp.Inventors: Pao-An Chang, Ching-Ming Lee, Te-Yuan Wu, Chih-Chung Wang, Wen-Fang Lee, Wei-Lun Hsu
-
Publication number: 20140324950Abstract: A connection method and a management server are provided. Each electronic apparatus detects connection behavior supported by a network, where the electronic apparatus is located, through the management server and accordingly generates a corresponding connection profile and stores it to the management server. The management server reads two connection profiles corresponding to two electronic apparatuses when the management server receives a connection request desired to connect from one of the electronic apparatuses to another one, and dynamically adjusts a plurality of connection detection procedures based on a connection success/failure record. The management server tests the connection detection procedures to determine whether a connection can be established between the two electronic apparatuses so as to obtain a session profile for establishing the connection.Type: ApplicationFiled: April 21, 2014Publication date: October 30, 2014Applicant: COMPAL ELECTRONICS, INC.Inventors: Ching-Ming Lee, Chi-Bin Li
-
Patent number: 8592905Abstract: A high-voltage semiconductor device is disclosed. The HV semiconductor device includes: a substrate; a well of first conductive type disposed in the substrate; a first doping region of second conductive type disposed in the p-well; a first isolation structure disposed in the well of first conductive type and surrounding the first doping region of second conductive type; and a first drift ring of second conductive type disposed between the first doping region of second conductive type and the first isolation structure.Type: GrantFiled: June 26, 2011Date of Patent: November 26, 2013Assignee: United Microelectronics Corp.Inventors: Shih-Chieh Pu, Ching-Ming Lee, Wei-Lun Hsu, Chih-Chung Wang, Ke-Feng Lin
-
Patent number: 8575691Abstract: A method for fabricating a lateral-diffusion metal-oxide semiconductor (LDMOS) device is disclosed. The method includes the steps of: providing a semiconductor substrate; forming a first region and a second region both having a first conductive type in the semiconductor substrate, wherein the first region not contacting the second region; and performing a thermal process to diffuse the dopants within the first region and the second region into the semiconductor substrate to form a deep well, wherein the doping concentration of the deep well is less than the doping concentration of the first region and the second region.Type: GrantFiled: March 24, 2010Date of Patent: November 5, 2013Assignee: United Microelectronics Corp.Inventors: Tseng-Hsun Liu, Chiu-Ling Lee, Zheng-Hong Chen, Yi-Ming Wang, Ching-Ming Lee
-
Publication number: 20130234141Abstract: A high voltage semiconductor device includes a substrate, an insulating layer positioned on the substrate, and a silicon layer positioned on the insulating layer. The silicon layer further includes at least a first doped strip, two terminal doped regions formed respectively at two opposite ends of the silicon layer and electrically connected to the first doped strip, and a plurality of second doped strips. The first doped strip and the terminal doped regions include a first conductivity type, the second doped strips include a second conductivity type, and the first conductivity type and the second conductivity type are complementary. The first doped strip and the second doped strips are alternately arranged.Type: ApplicationFiled: March 8, 2012Publication date: September 12, 2013Inventors: Pao-An Chang, Ching-Ming Lee, Te-Yuan Wu, Chih-Chung Wang, Wen-Fang Lee, Wei-Lun Hsu
-
Patent number: 8435652Abstract: A magnetic stack structure is disclosed. The magnetic stack structure includes two metal layers and a free layer sandwiched by the two metal layers. The thickness of the free layer is 1-30 nm. The thickness of the metal layers are 0.1-20 nm respectively.Type: GrantFiled: July 9, 2009Date of Patent: May 7, 2013Assignee: National Yunlin University of Science and TechnologyInventors: Te-Ho Wu, Lin-Hsiu Ye, Ching-Ming Lee