Patents by Inventor Ching-Sung Chiu
Ching-Sung Chiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11580370Abstract: Artificial neuromorphic circuit includes synapse and post-neuron circuits. Synapse circuit includes phase change element and receives first and second pulse signals. Post-neuron circuit includes input, output and integration terminals. Integration terminal is charged to membrane potential according to first pulse signal. Post-neuron circuit further includes first and second control circuits, and first and second delay circuits. First control circuit generates firing signal at output terminal based on membrane potential. Second control circuit generates first control signal based on firing signal. First delay circuit delays firing signal to generate second control signal. Second delay circuit delays second control signal to generate third control signal.Type: GrantFiled: November 15, 2019Date of Patent: February 14, 2023Assignees: JIANGSU ADVANCED MEMORY TECHNOLOGY CO., LTD., ALTO MEMORY TECHNOLOGY CORPORATIONInventors: Chung-Hon Lam, Ching-Sung Chiu
-
Patent number: 11551070Abstract: Artificial neuromorphic circuit includes synapse and post-neuron circuits. Synapse circuit includes phase change element, first switch having at least three terminals, and second switch. Phase change element includes first and second terminals. First switch includes first, second and control terminals. Second switch includes first, second and control terminals. First switch is configured to receive first pulse signal. Second switch is coupled to phase change element and first switch, and is configured to receive second pulse signal. Post-neuron circuit includes capacitor and input terminal. Input terminal of post-neuron circuit charges capacitor in response to first pulse signal. Post-neuron circuit generates firing signal based on voltage level of capacitor and threshold voltage. Post-neuron circuit generates control signal based on firing signal. Control signal controls turning on of second switch.Type: GrantFiled: November 15, 2019Date of Patent: January 10, 2023Assignees: JIANGSU ADVANCED MEMORY TECHNOLOGY CO., LTD., ALTO MEMORY TECHNOLOGY CORPORATIONInventors: Chung-Hon Lam, Ching-Sung Chiu
-
Patent number: 11468307Abstract: Artificial neuromorphic circuit includes synapse circuit and post-neuron circuit. Synapse circuit includes phase change element, first switch, and second switch. First switch is coupled to phase change element, and is configured to receive first pulse signal. Second switch is coupled to phase change element. Input terminal of post-neuron circuit is coupled to switch circuit, and input terminal is coupled to phase change element. Input terminal charges capacitor through switch circuit in response to first pulse signal. Post-neuron circuit is configured to generate firing signal based on voltage level at input terminal and threshold voltage, and is further configured to generate first control signal and second control signal based on firing signal. Post-neuron circuit turns off switch circuit according to first control signal. Second control signal is configured to cooperate with second pulse signal to control second switch so as to control a state of phase change element.Type: GrantFiled: November 15, 2019Date of Patent: October 11, 2022Assignees: Jiangsu Advanced Memory Technology Co., Ltd., ALTO MEMORY TECHNOLOGY CORPORATIONInventors: Chung-Hon Lam, Ching-Sung Chiu
-
Patent number: 11443177Abstract: Artificial neuromorphic circuit includes synapse circuit and post-neuron circuit. Synapse circuit includes phase change element, first switch, and second switch. Phase change element includes first terminal and second terminal. First switch includes first terminal and second terminal. Second switch includes first terminal, second terminal, and control terminal. First switch is configured to receive first pulse signal. Second switch is coupled to phase change element and first switch. Second switch is configured to receive second pulse signal. Post-neuron circuit includes capacitor and input terminal. Input terminal of post-neuron circuit charges capacitor in response to first pulse signal. Post-neuron circuit generates firing signal based on voltage level of capacitor and threshold voltage. Post-neuron circuit generates control signal based on firing signal. Control signal controls turning on of second switch.Type: GrantFiled: November 15, 2019Date of Patent: September 13, 2022Assignees: JIANGSU ADVANCED MEMORY TECHNOLOGY CO., LTD., ALTO MEMORY TECHNOLOGY CORPORATIONInventors: Chung-Hon Lam, Ching-Sung Chiu
-
Patent number: 11342021Abstract: A mixed mode memory comprises a memory array, a word line decoder, an intermediary circuit and a reading and writing circuit, wherein the word line decoder is electrically coupled to the memory array, and the intermediary circuit is electrically coupled to the memory array and the writing circuit. The memory array comprises mixed mode memory cells with each cell comprising a reading and writing component group, a storage circuit and a selection circuit. The reading and writing component group is electrically coupled to a word line which controls the reading and writing component group to be conducted or not conducted, and electrically coupled to two bit lines which respectively transmit two data signals. The storage circuit generates two reading response signals based on a reading drive signal. The selection circuit controls the storage circuit to operate in a volatile or non-volatile storage mode based on a selection voltage.Type: GrantFiled: May 27, 2020Date of Patent: May 24, 2022Assignees: JIANGSU ADVANCED MEMORY TECHNOLOGY CO., LTD., JIANGSU ADVANCED MEMORY SEMICONDUCTOR CO., LTD., ALTO MEMORY TECHNOLOGY CORPORATIONInventors: Yu-Cheng Liao, Chun-Chih Liu, Ching-Sung Chiu
-
Publication number: 20220101107Abstract: Artificial neuromorphic circuit includes synapse circuit and post-neuron circuit. Synapse circuit includes phase change element, first switch, and second switch. First switch is coupled to phase change element, and is configured to receive first pulse signal. Second switch is coupled to phase change element. Input terminal of post-neuron circuit is coupled to switch circuit, and input terminal is coupled to phase change element. Input terminal charges capacitor through switch circuit in response to first pulse signal. Post-neuron circuit is configured to generate firing signal based on voltage level at input terminal and threshold voltage, and is further configured to generate first control signal and second control signal based on firing signal. Post-neuron circuit turns off switch circuit according to first control signal. Second control signal is configured to cooperate with second pulse signal to control second switch so as to control a state of phase change element.Type: ApplicationFiled: November 15, 2019Publication date: March 31, 2022Inventors: Chung-Hon LAM, Ching-Sung CHIU
-
Publication number: 20210406651Abstract: Artificial neuromorphic circuit includes synapse and post-neuron circuits. Synapse circuit includes phase change element, first switch having at least three terminals, and second switch. Phase change element includes first and second terminals. First switch includes first, second and control terminals. Second switch includes first, second and control terminals. First switch is configured to receive first pulse signal. Second switch is coupled to phase change element and first switch, and is configured to receive second pulse signal. Post-neuron circuit includes capacitor and input terminal. Input terminal of post-neuron circuit charges capacitor in response to first pulse signal. Post-neuron circuit generates firing signal based on voltage level of capacitor and threshold voltage. Post-neuron circuit generates control signal based on firing signal. Control signal controls turning on of second switch.Type: ApplicationFiled: November 15, 2019Publication date: December 30, 2021Inventors: Chung-Hon LAM, Ching-Sung CHIU
-
Publication number: 20210406658Abstract: Artificial neuromorphic circuit includes synapse circuit and post-neuron circuit. Synapse circuit includes phase change element, first switch, and second switch. Phase change element includes first terminal and second terminal. First switch includes first terminal and second terminal. Second switch includes first terminal, second terminal, and control terminal. First switch is configured to receive first pulse signal. Second switch is coupled to phase change element and first switch. Second switch is configured to receive second pulse signal. Post-neuron circuit includes capacitor and input terminal. Input terminal of post-neuron circuit charges capacitor in response to first pulse signal. Post-neuron circuit generates firing signal based on voltage level of capacitor and threshold voltage. Post-neuron circuit generates control signal based on firing signal. Control signal controls turning on of second switch.Type: ApplicationFiled: November 15, 2019Publication date: December 30, 2021Inventors: Chung-Hon LAM, Ching-Sung CHIU
-
Publication number: 20210406650Abstract: Artificial neuromorphic circuit includes synapse and post-neuron circuits. Synapse circuit includes phase change element and receives first and second pulse signals. Post-neuron circuit includes input, output and integration terminals. Integration terminal is charged to membrane potential according to first pulse signal. Post-neuron circuit further includes first and second control circuits, and first and second delay circuits. First control circuit generates firing signal at output terminal based on membrane potential. Second control circuit generates first control signal based on firing signal. First delay circuit delays firing signal to generate second control signal. Second delay circuit delays second control signal to generate third control signal.Type: ApplicationFiled: November 15, 2019Publication date: December 30, 2021Inventors: Chung-Hon LAM, Ching-Sung CHIU
-
Publication number: 20210280249Abstract: A mixed mode memory comprises a memory array, a word line decoder, an intermediary circuit and a reading and writing circuit, wherein the word line decoder is electrically coupled to the memory array, and the intermediary circuit is electrically coupled to the memory array and the writing circuit. The memory array comprises mixed mode memory cells with each cell comprising a reading and writing component group, a storage circuit and a selection circuit. The reading and writing component group is electrically coupled to a word line which controls the reading and writing component group to be conducted or not conducted, and electrically coupled to two bit lines which respectively transmit two data signals. The storage circuit generates two reading response signals based on a reading drive signal. The selection circuit controls the storage circuit to operate in a volatile or non-volatile storage mode based on a selection voltage.Type: ApplicationFiled: May 27, 2020Publication date: September 9, 2021Applicants: JIANGSU ADVANCED MEMORY TECHNOLOGY CO., LTD., JIANGSU ADVANCED MEMORY SEMICONDUCTOR CO., LTD., ALTO MEMORY TECHNOLOGY CORPORATIONInventors: Yu-Cheng LIAO, Chun-Chih LIU, Ching-Sung CHIU
-
Patent number: 11049563Abstract: A mixed mode memory cell comprises a reading and writing component group, a storage circuit and a selection circuit. The reading and writing component group is electrically coupled to a word line and two bit lines, wherein the two bit lines respectively transmit two data signals. The storage circuit is electrically coupled to the reading and writing component group. The selection circuit is electrically coupled to the reading and writing component group and the storage circuit, and configured to control the storage circuit to operate in a volatile storage mode or a non-volatile storage mode based on a selection voltage.Type: GrantFiled: May 27, 2020Date of Patent: June 29, 2021Assignee: JIANGSU ADVANCED MEMORY TECHNOLOGY CO., LTD.Inventors: Yu-Cheng Liao, Chun-Chih Liu, Ching-Sung Chiu
-
Patent number: 5820433Abstract: Several methods for manufacturing field emission displays that operate using flat cone emitters are described. These methods are cost effective and relatively simple to implement. A key feature is the incorporation of chemical-mechanical polishing into the process. This allows the micro-cones, that would serve as cold cathodes in conventional structures, to be converted to flat cone emitters at the same time that the gate lines are being formed, the apexes of said flat cones being automatically located at the correct height relative to the gate lines.Type: GrantFiled: July 24, 1997Date of Patent: October 13, 1998Assignee: Industrial Technology Research InstituteInventors: Nanchou David Liu, Jammy Chin-Ming Huang, Ching-Sung Chiu
-
Patent number: 5791962Abstract: Several methods for manufacturing field emission displays that operate using flat cone emitters are described. These methods are cost effective and relatively simple to implement. A key feature is the incorporation of chemical-mechanical polishing into the process. This allows the micro-cones, that would serve as cold cathodes in conventional structures, to be converted to flat cone emitters at the same time that the gate lines are being formed, the apexes of said flat cones being automatically located at the correct height relative to the gate lines.Type: GrantFiled: July 24, 1997Date of Patent: August 11, 1998Assignee: Industrial Technology Research InstituteInventors: Nanchou David Liu, Jammy Chin-Ming Huang, Ching-Sung Chiu
-
Patent number: 5683282Abstract: Several methods for manufacturing field emission displays that operate using flat cone emitters are described. These methods are cost effective and relatively simple to implement. A key feature is the incorporation of chemical-mechanical polishing into the process. This allows the micro-cones, that would serve as cold cathodes in conventional structures, to be converted to flat cone emitters at the same time that the gate lines are being formed, the apexes of said flat cones being automatically located at the correct height relative to the gate lines.Type: GrantFiled: December 4, 1995Date of Patent: November 4, 1997Assignee: Industrial Technology Research InstituteInventors: Nanchou David Liu, Jammy Chin-Ming Huang, Ching-Sung Chiu