Patents by Inventor Ching-Yi Hsu
Ching-Yi Hsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240128313Abstract: A method includes providing a substrate, forming a patterned hard mask layer over the substrate, etching the patterned hard mask layer to form a hole that penetrates the patterned hard mask layer, forming a barrier portion in the hole, removing the patterned hard mask layer, and forming a gate structure over the substrate. Formation of the gate structure includes forming a dielectric body portion on the substrate. The barrier portion that is thicker than the dielectric body portion adjoins one end of the dielectric body portion. The dielectric body portion and the barrier portion are collectively referred to as a gate dielectric layer. Formation of the gate structure further includes forming a gate electrode on the gate dielectric layer and forming gate spacers on opposite sidewalls of the gate electrode. During formation of the gate spacers, a portion of the barrier portion is removed to form a recessed corner.Type: ApplicationFiled: October 17, 2022Publication date: April 18, 2024Applicant: Vanguard International Semiconductor CorporationInventors: Tse-Hsiao LIU, Chih-Wei LIN, Po-Hao CHIU, Pi-Kuang CHUANG, Ching-Yi HSU
-
Patent number: 11956972Abstract: A semiconductor memory device includes a substrate having a memory area and a logic circuit area thereon, a first interlayer dielectric layer on the substrate, and a second interlayer dielectric layer on the substrate. An embedded memory cell structure is disposed within the memory area between the first interlayer dielectric layer and the second interlayer dielectric layer. The second interlayer dielectric layer includes a first portion covering the embedded memory cell structure within the memory area and a second portion covering the logic circuit area. A top surface of the first portion is coplanar with a top surface of the second portion.Type: GrantFiled: April 13, 2021Date of Patent: April 9, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Si-Han Tsai, Ching-Hua Hsu, Chen-Yi Weng, Po-Kai Hsu
-
Publication number: 20240107890Abstract: A method for fabricating semiconductor device includes the steps of forming an inter-metal dielectric (IMD) layer on a substrate, forming a metal interconnection in the IMD layer, forming a magnetic tunneling junction (MTJ) on the metal interconnection, and performing a trimming process to shape the MTJ. Preferably, the MTJ includes a first slope and a second slope and the first slope is less than the second slope.Type: ApplicationFiled: October 24, 2022Publication date: March 28, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Chen-Yi Weng, Ching-Hua Hsu, Jing-Yin Jhang
-
Publication number: 20240099154Abstract: A magnetoresistive random access memory (MRAM) device includes a first array region and a second array region on a substrate, a first magnetic tunneling junction (MTJ) on the first array region, a first top electrode on the first MTJ, a second MTJ on the second array region, and a second top electrode on the second MTJ. Preferably, the first top electrode and the second top electrode include different nitrogen to titanium (N/Ti) ratios.Type: ApplicationFiled: November 21, 2023Publication date: March 21, 2024Applicant: UNITED MICROELECTRONICS CORPInventors: Hui-Lin Wang, Si-Han Tsai, Dong-Ming Wu, Chen-Yi Weng, Ching-Hua Hsu, Ju-Chun Fan, Yi-Yu Lin, Che-Wei Chang, Po-Kai Hsu, Jing-Yin Jhang
-
Patent number: 11930174Abstract: A method and apparatus for block partition are disclosed. If a cross-colour component prediction mode is allowed, the luma block and the chroma block are partitioned into one or more luma leaf blocks and chroma leaf blocks. If a cross-colour component prediction mode is allowed, whether to enable an LM (Linear Model) mode for a target chroma leaf block is determined based on a first split type applied to an ancestor chroma node of the target chroma leaf block and a second split type applied to a corresponding ancestor luma node. According to another method, after the luma block and the chroma block are partitioned using different partition tress, determine whether one or more exception conditions to allow an LM for a target chroma leaf block are satisfied when the chroma partition tree uses a different split type, a different partition direction, or both from the luma partition tree.Type: GrantFiled: December 30, 2019Date of Patent: March 12, 2024Assignee: HFI INNOVATION INC.Inventors: Chia-Ming Tsai, Tzu-Der Chuang, Chih-Wei Hsu, Ching-Yeh Chen, Zhi-Yi Lin
-
Patent number: 11917923Abstract: A magnetoresistive random access memory (MRAM) structure, including a substrate and multiple MRAM cells on the substrate, wherein the MRAM cells are arranged in a memory region adjacent to a logic region. An ultra low-k (ULK) layer covers the MRAM cells, wherein the surface portion of ultra low-k layer is doped with fluorine, and dents are formed on the surface of ultra low-k layer at the boundaries between the memory region and the logic region.Type: GrantFiled: April 28, 2021Date of Patent: February 27, 2024Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Ching-Hua Hsu, Si-Han Tsai, Shun-Yu Huang, Chen-Yi Weng, Ju-Chun Fan, Che-Wei Chang, Yi-Yu Lin, Po-Kai Hsu, Jing-Yin Jhang, Ya-Jyuan Hung
-
Publication number: 20230387103Abstract: A semiconductor structure is provided. At least one first well region is disposed in a semiconductor substrate and has a first conductivity type. At least one gate of a transistor is disposed over the first well region and extends in a first direction. At least one second well region and at least one third well region are disposed on opposite sides of the first well region and extend in the first direction. The second and third well regions have a second conductivity type. A first shielding structure is disposed on at least one end of the gate and partially overlaps the first well region in a vertical projection direction. The first shielding structure is separated from the end of the gate. A bulk ring is disposed in the semiconductor substrate and surrounds the gate, the second well region, the third well region, and the first shielding structure.Type: ApplicationFiled: May 27, 2022Publication date: November 30, 2023Applicant: Vanguard International Semiconductor CorporationInventors: Hsien-Feng LIAO, Jian-Hsing LEE, Chieh-Yao CHUANG, Ting-Yu CHANG, Yeh-Ning JOU, Shao-Chang HUANG, Kan-Sen CHEN, Nai-Lun CHENG, Ching-Yi HSU, Yu-Chen WU
-
Publication number: 20230307268Abstract: A structure of transferring dies includes an oxide layer supporting feature, multiple dies, a bonding feature, a supporting wafer, and a spacer. The oxide layer supporting feature includes multiple repeating units. Each repeating unit has a die setting region and a peripheral region. The die setting region of one repeating unit is separated from the peripheral region of another adjacent repeating unit. The die is disposed on the die setting region and the bonding feature is disposed on the peripheral region of the oxide layer supporting feature. The supporting wafer is disposed under the oxide layer supporting feature and separated from the die and the bonding feature by a gap. The spacer is disposed between the bonding feature and the supporting wafer, and bonded to the bonding feature.Type: ApplicationFiled: March 23, 2022Publication date: September 28, 2023Applicant: Vanguard International Semiconductor CorporationInventors: Yung-Hsiang Chen, Yun-Chou Wei, Ke-Fang Hsu, Ching-Yi Hsu, Yen-Shih Ho
-
Patent number: 11436992Abstract: A display system and a method for forming an output buffer of a source driver are provided. The display system includes a plurality of pixels coupled to a plurality of gate lines and a plurality of source lines. A gate driver provides a plurality of gate signals to the plurality of gate lines. A source driver provides a plurality of image signals to the plurality of source lines. The source driver includes an output buffer. The output buffer includes a transistor. The transistor is either a native transistor device, a depletion-mode transistor device or a low-threshold transistor device.Type: GrantFiled: November 12, 2019Date of Patent: September 6, 2022Assignee: Vanguard International Semiconductor CorporationInventors: Yu-Lung Chin, Ching-Yi Hsu, Chang-He Liu, Chih-Cherng Liao, Jun-Wei Chen, Leuh Fang
-
Patent number: 11387361Abstract: A method for forming a semiconductor structure includes: forming a first gate structure in a predetermined low-potential region of a substrate and a second gate structure in a predetermined high-potential region of the substrate; sequentially forming a first dielectric layer and a second dielectric layer covering the first gate structure and the second gate structure; forming a portion of a third dielectric layer along sidewalls of the second gate structure and on the second dielectric layer; and etching the first dielectric layer and the second dielectric layer with the portion of the third dielectric layer as an etching hard mask to form a first composite spacer covering sidewalls of the first gate structure, and a second composite spacer covering the sidewalls of the second gate structure, wherein a width of the first composite spacer is less than a width of the second composite spacer.Type: GrantFiled: February 6, 2020Date of Patent: July 12, 2022Assignee: Vanguard International Semiconductor CorporationInventors: Chin-Hsiu Huang, Tse-Hsiao Liu, Pao-Hao Chiu, Chih-Cherng Liao, Ching-Yi Hsu
-
Patent number: 11158533Abstract: A semiconductor structure is provided. The semiconductor structure includes a substrate, a first trench, and a second trench. The substrate has a first region and a second region. The first trench is formed in the substrate within the first region. The first trench is surrounded by a first protrusion structure having a top portion and sidewalls. The second trench is formed in the substrate within the second region. The second trench is surrounded by a second protrusion structure having a top portion and sidewalls. The second trench is deeper than the first trench. The connection portion between the top portion and the sidewalls of the second protrusion structure has a greater radius of curvature than the connection portion between the top portion and the sidewalls of the first protrusion structure.Type: GrantFiled: November 7, 2018Date of Patent: October 26, 2021Assignee: Vanguard International Semiconductor CorporationInventors: Ching-Yi Hsu, Pi-Kuang Chuang, Po-Sheng Hu
-
Publication number: 20210249536Abstract: A method for forming a semiconductor structure includes: forming a first gate structure in a predetermined low-potential region of a substrate and a second gate structure in a predetermined high-potential region of the substrate; sequentially forming a first dielectric layer and a second dielectric layer covering the first gate structure and the second gate structure; forming a portion of a third dielectric layer along sidewalls of the second gate structure and on the second dielectric layer; and etching the first dielectric layer and the second dielectric layer with the portion of the third dielectric layer as an etching hard mask to form a first composite spacer covering sidewalls of the first gate structure, and a second composite spacer covering the sidewalls of the second gate structure, wherein a width of the first composite spacer is less than a width of the second composite spacer.Type: ApplicationFiled: February 6, 2020Publication date: August 12, 2021Applicant: Vanguard International Semiconductor CorporationInventors: Chin-Hsiu HUANG, Tse-Hsiao LIU, Pao-Hao CHIU, Chih-Cherng LIAO, Ching-Yi HSU
-
Patent number: 10984704Abstract: A display device is provided. The display device includes a data signal transmitter and a display panel. The data signal transmitter is used to transmit data signals. A display area of the display panel is divided into sub-display areas. Each sub-display area includes light emitting diodes, a data line, column switches, and row switches. A portion of the data line is formed as a data induction coil to receive one of the data signals by wireless sensing. The display panel selects one of the light emitting diodes as a selected light emitting diode by the column switches and the row switches. The selected light emitting diode is coupled to the data line to form a closed loop. The closed loop generates an induced current according to the data signal and causes the selected light emitting diode to emit light according to the induced current.Type: GrantFiled: October 20, 2019Date of Patent: April 20, 2021Assignee: Au Optronics CorporationInventors: Yu-Sheng Huang, Ching-Yi Hsu, Kuan-Hsun Chen, Hong-Sian Chi
-
Publication number: 20200335030Abstract: A display device is provided. The display device includes a data signal transmitter and a display panel. The data signal transmitter is used to transmit data signals. A display area of the display panel is divided into sub-display areas. Each sub-display area includes light emitting diodes, a data line, column switches, and row switches. A portion of the data line is formed as a data induction coil to receive one of the data signals by wireless sensing. The display panel selects one of the light emitting diodes as a selected light emitting diode by the column switches and the row switches. The selected light emitting diode is coupled to the data line to form a closed loop. The closed loop generates an induced current according to the data signal and causes the selected light emitting diode to emit light according to the induced current.Type: ApplicationFiled: October 20, 2019Publication date: October 22, 2020Applicant: Au Optronics CorporationInventors: Yu-Sheng Huang, Ching-Yi Hsu, Kuan-Hsun Chen, Hong-Sian Chi
-
Patent number: 10803805Abstract: A display panel includes a pixel structure corresponding to a display area, and a receiver antenna structure disposed on the pixel structure. The receiver antenna structure includes multiple receiver antennas providing first signals to the pixels of the pixel structure. Each receiver antenna corresponds to at least one pixel, and has an induced decibel (dB). For each receiver antenna, the induced dB is determined by multiple parameters of the receiver antenna, such as a winding number of the receiver antenna; an outer diameter of the receiver antenna; an inner diameter of the receiver antenna; a line pitch of the receiver antenna; a line width of the receiver antenna; and a line thickness of the receiver antenna. The induced dB of at least one of the receiver antennas is greater than the induced dB of other receiver antennas. The display panel may be used in a tiled micro LED display apparatus.Type: GrantFiled: February 21, 2019Date of Patent: October 13, 2020Assignee: A.U. VISTA, INC.Inventors: Wei-Min Cho, Yu-Sheng Huang, Pin-Miao Liu, Ching-Yi Hsu
-
Patent number: 10680120Abstract: A semiconductor device includes a substrate, a well region formed in the substrate, first and second isolation regions formed in the substrate, a dielectric layer formed on the well region, a conductive layer formed on the dielectric layer, a first doped region, an insulating layer, and first and second contact vias. The dielectric layer is disposed between the first and second isolation regions. The first doped region is formed in the well region. The insulating layer is formed on the dielectric layer, the first and second isolation regions, and the first doped region. The first contact via is formed in the insulating layer and electrically connected to the conductive layer. The first contact via is disposed on an overlapping area between the dielectric layer and the conductive layer. The second contact via is formed in the insulating layer and electrically connected to the doped region.Type: GrantFiled: April 5, 2018Date of Patent: June 9, 2020Assignee: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATIONInventors: Ching-Yi Hsu, Shih-Hao Liu, Wu-Hsi Lu, Yun-Chou Wei, Chih-Cherng Liao
-
Publication number: 20200144101Abstract: A semiconductor structure is provided. The semiconductor structure includes a substrate, a first trench, and a second trench. The substrate has a first region and a second region. The first trench is formed in the substrate within the first region. The first trench is surrounded by a first protrusion structure having a top portion and sidewalls. The second trench is formed in the substrate within the second region. The second trench is surrounded by a second protrusion structure having a top portion and sidewalls. The second trench is deeper than the first trench. The connection portion between the top portion and the sidewalls of the second protrusion structure has a greater radius of curvature than the connection portion between the top portion and the sidewalls of the first protrusion structure.Type: ApplicationFiled: November 7, 2018Publication date: May 7, 2020Applicant: Vanguard International Semiconductor CorporationInventors: Ching-Yi HSU, Pi-Kuang CHUANG, Po-Sheng HU
-
Patent number: 10636360Abstract: A display panel includes a pixel structure, a receiver antenna structure and a transmitter antenna structure. The pixel structure includes multiple pixels arranged in an array. The receiver antenna structure provides first signals to the pixels, and includes multiple receiver antennas. Each receiver antenna has a resonance frequency. The transmitter antenna structure transmits wireless signals to the receiver antenna structure such that the receiver antenna structure generates the first signals, and includes multiple transmitter antennas. Each transmitter antenna one-to-one corresponds to one receiver antenna and has an identical resonance frequency. The receiver and transmitter antennas are correspondingly divided into multiple receiver and transmitter antenna loop groups, and each antenna loop group includes at least 3 antennas.Type: GrantFiled: February 18, 2019Date of Patent: April 28, 2020Assignee: A.U. VISTA, INC.Inventors: Ching-Yi Hsu, Yu-Sheng Huang, Hsing-Yi Hsieh
-
Publication number: 20200082780Abstract: A display system and a method for forming an output buffer of a source driver are provided. The display system includes a plurality of pixels coupled to a plurality of gate lines and a plurality of source lines. A gate driver provides a plurality of gate signals to the plurality of gate lines. A source driver provides a plurality of image signals to the plurality of source lines. The source driver includes an output buffer. The output buffer includes a transistor. The transistor is either a native transistor device, a depletion-mode transistor device or a low-threshold transistor device.Type: ApplicationFiled: November 12, 2019Publication date: March 12, 2020Applicant: Vanguard International Semiconductor CorporationInventors: Yu-Lung CHIN, Ching-Yi HSU, Chang-He LIU, Chih-Cherng LIAO, Jun-Wei CHEN, Leuh FANG
-
Publication number: 20200020751Abstract: A display panel includes a pixel structure corresponding to a display area, and a receiver antenna structure disposed on the pixel structure. The receiver antenna structure includes multiple receiver antennas providing first signals to the pixels of the pixel structure. Each receiver antenna corresponds to at least one pixel, and has an induced decibel (dB). For each receiver antenna, the induced dB is determined by multiple parameters of the receiver antenna, such as a winding number of the receiver antenna; an outer diameter of the receiver antenna; an inner diameter of the receiver antenna; a line pitch of the receiver antenna; a line width of the receiver antenna; and a line thickness of the receiver antenna. The induced dB of at least one of the receiver antennas is greater than the induced dB of other receiver antennas. The display panel may be used in a tiled micro LED display apparatus.Type: ApplicationFiled: February 21, 2019Publication date: January 16, 2020Inventors: Wei-Min Cho, Yu-Sheng Huang, Pin-Miao Liu, Ching-Yi Hsu