Patents by Inventor Chinh D. Nguyen
Chinh D. Nguyen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6204721Abstract: A switching circuit includes a switch having first and second terminals coupled between a voltage supply and ground potential and having a control terminal coupled to receive a control signal indicative of the output voltage of an associated semiconductor circuit. The switch also includes an output terminal coupled to the well region within which is formed the associated semiconductor circuit. In preferred embodiments, the control signal transitions from a first state to a second state when the output voltage exceeds a predetermined potential. In response thereto, the switching circuit changes the well potential of the associated semiconductor circuit from a first voltage to ground potential, wherein the first voltage is greater than ground potential.Type: GrantFiled: May 20, 1998Date of Patent: March 20, 2001Assignee: Programmable Microelectronics Corp.Inventors: Guy S. Yuen, Chinh D. Nguyen
-
Patent number: 5982693Abstract: A semiconductor memory includes cell array having a plurality of bit lines connected to respective input terminals of a column decoder. Input/output (I/O) lines are connected between respective output terminals of the column decoder and a plurality of sense circuits, where each sense circuit includes its own reference circuit, a sense amplifier, and equalizing circuit. The reference circuit includes a reference array essentially identical to the cell array and provides a reference voltage to respective first input terminals of its associated equalizing circuit and sense amplifier. Second input terminals of the equalizing circuit and sense amplifier of each sense circuit are connected to a corresponding I/O line. During read operations, the equalizing circuits are initially maintained in a conductive state so as to equalize the I/O line voltage and the reference voltages. Thereafter, the equalizing circuits transition to a non-conductive state so as to isolate the I/O line from the reference voltage.Type: GrantFiled: December 10, 1997Date of Patent: November 9, 1999Assignee: Programmable Microelectronics CorporationInventor: Chinh D. Nguyen
-
Patent number: 5973967Abstract: A page buffer facilitates programming of a memory cell within an associated memory array by selectively connecting a bit line associated with the memory cell to a negative voltage supply in response to the logic state of a data signal. The page buffer includes an SRAM latch having first and second nodes, a cross-coupled latch having first and second nodes, and a pass transistor. The first node of the SRAM latch is coupled to receive the data signal and to a first control terminal of the cross-coupled latch. The second node of the SRAM latch is coupled to a second control terminal of the cross-coupled latch. The second node of the cross-coupled latch is coupled to a gate of the pass transistor which, in turn, is connected between the bit line and the negative voltage supply. When the data signal is in a first logic state, the cross-coupled latch turns on the pass transistor and, in connecting the bit line to the negative voltage supply, facilitates programming of the cell.Type: GrantFiled: December 5, 1997Date of Patent: October 26, 1999Assignee: Programmable Microelectronics CorporationInventors: Chinh D. Nguyen, Andy Teng-Feng Yu, Vikram Kowshik, Vishal Sarin
-
Patent number: 5943265Abstract: A switching circuit includes a first switch connected between a first node and a first potential, a second switch connected between the first node and a second potential levels, a third switch connected between the first node and an output terminal, and a fourth switch connected between the output terminal and a third potential. A first control signal controls the conductivity of the first and second switches, a second control signal controls the conductivity of the third switch, and a logical combination the first and second control signals controls the conductivity of the fourth switch.Type: GrantFiled: August 12, 1998Date of Patent: August 24, 1999Assignee: Programmable Microelectronics Corp.Inventors: Guy S. Yuen, Chinh D. Nguyen
-
Patent number: 5943268Abstract: A non-volatile latch is disclosed which includes four PMOS floating gate memory cells arranged in a 2.times.2 matrix. Binary data values are written to the latch by the threshold voltage of the cells, where a first binary value is written by programming all the cells, and the second binary value is written by leaving all the cells in an erased state. Thus, since a program operation is required when writing only one of the binary value, high program voltages and floating gate charge times are eliminated when writing the other binary value. After a read operation in which the binary value stored in the cells is provided as output, this binary value is automatically latched in a latch circuit. In this manner, subsequent reads to the latch do not require accessing the cells.Type: GrantFiled: December 31, 1997Date of Patent: August 24, 1999Assignee: Programmable Microelectronics CorporationInventor: Chinh D. Nguyen
-
Patent number: 5909392Abstract: A nonvolatile PMOS memory array includes a plurality of pages, where each column of a page includes two series-connected PMOS OR strings in parallel with a bit line. Each PMOS OR string includes a PMOS select transistor coupled between the bit line and two series connected PMOS floating gate memory cells. The PMOS floating gate memory cells are programmed via channel hot electron (CHE) injection and erased via electron tunneling. A soft-program mechanism is used to compensate for over-erasing of the memory cells. In some embodiments, the bit lines are segmented along page boundaries to increase speed.Type: GrantFiled: October 9, 1997Date of Patent: June 1, 1999Assignee: Programmable Microelectronics CorporationInventors: Shang-De Ted Chang, Chinh D. Nguyen, Guy S. Yuen, Chi-Tay Huang
-
Patent number: 5801994Abstract: A memory array includes a predetermined number of rows of PMOS Flash memory cells formed in each of a plurality of n- well regions of a semiconductor substrate, where each of the n- well regions defines a page of the memory array. In some embodiments, a plurality of bit lines define columns of the memory array, where the p+ drain of each of the memory cells in a common column are coupled to an associated one of the bit lines. In other embodiments, a plurality of sub-bit lines define columns of the memory array, where the p+ drain of each of the memory cells in a common column are coupled to an associated one of the sub-bit lines, and groups of a predetermined number of the sub-bit lines are selectively coupled to associated ones of a plurality of bit lines via pass transistors.Type: GrantFiled: August 15, 1997Date of Patent: September 1, 1998Assignee: Programmable Microelectronics CorporationInventors: Shang-De Ted Chang, Chinh D. Nguyen, Guy S. Yuen
-
Patent number: 5723963Abstract: A motor drive control circuit for operation in both linear and PWM modes includes a switchably connected compensation network. The compensation network has a capacitor that provides control loop compensation. To avoid transient effects during the settling time upon transitions from one mode to the other, the switch connecting the compensation network in the circuit is closed only during linear operation and not during PWM mode operation. When the switch is open, the capacitor holds a previously attained potential that is reapplied to the circuit when the switch is again closed.Type: GrantFiled: June 7, 1995Date of Patent: March 3, 1998Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Larry B. Li, Chinh D. Nguyen, Masimiliano Brambilla, Eugene Lee, Athos Canclini
-
Patent number: 5638011Abstract: Arrangement for providing improved current source signals in a DAC current source circuit including a current source transistor, an output transistor, and a switching transistor for selectively grounding the source current or directing it through the output transistor. The DAC current source circuit includes a high gain double cascode device for electrically isolating the current source and output transistors from the switching transistor. The isolation device may include one, two or more transistors in series. The arrangement further includes a matching circuit at the input of the DAC current source circuit.Type: GrantFiled: August 8, 1996Date of Patent: June 10, 1997Assignee: I.C. Works, Inc.Inventor: Chinh D. Nguyen
-
Patent number: 5608369Abstract: A method of constructing a magnetic flux gap comprising fabricating a first portion from a material having low reluctance and so as to provide an end surface, and a cylindrical inner surface having a diameter, fabricating a second portion from a material having high reluctance and so as to provide axially spaced first and second end surfaces, and a cylindrical inner surface having a diameter greater than the diameter of said cylindrical inner surface of said first portion, fabricating a third portion from a material having low reluctance and so as to provide an end surface, and a cylindrical inner surface having a diameter substantially equal to the diameter of said cylindrical inner surface of said first portion, fixing together the first and second portions with the first end surface of the second portion in axially abutting adjacent relation to the end surface of the first portion and with said cylindrical inner surfaces in concentric relation, fixing together the second and third portions with the secondType: GrantFiled: July 25, 1995Date of Patent: March 4, 1997Assignee: Outboard Marine CorporationInventors: Christopher R. Irgens, Philip D. McDowell, Chinh D. Nguyen, James Bonifield
-
Patent number: 5272432Abstract: In a digital-to-analog converter (DAC) current source including a current mirror, an output transistor biased by a reference voltage and a steering transistor, a structure and a method are provided to implement the DAC current source without current spikes in the output current. Current spikes in the output current are avoided by including a transistor acting as a low-pass filter between the steering transistor and the output transistor. In one embodiment, the DAC current source circuit is implemented by PMOS transistors.Type: GrantFiled: May 1, 1991Date of Patent: December 21, 1993Assignee: Winbond Electronics N.A. CorporationInventors: Chinh D. Nguyen, Wei-Chan Hsu
-
Patent number: 5142219Abstract: A reference generator system that operates in either a current-controlled mode or a voltage-controlled mode and includes a power-down circuit connected to the operational amplifier to power down the operational amplifier when the reference generator is switched to the current-controlled mode.Type: GrantFiled: May 1, 1991Date of Patent: August 25, 1992Assignee: Winbond Electronics North America CorporationInventors: Wei-Chan Hsu, Chinh D. Nguyen, Fred T. Cheng