Patents by Inventor Chintan Desai
Chintan Desai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220343483Abstract: The present disclosure relates to a system and method for determining a like grade and value or range of values for collectible cards. The system is configured to perform a method comprising: providing a graded card database comprising identifying attributes, physical characteristics, and grade information of each of graded cards, wherein the grade information comprises grade and corresponding grading entity of the graded cards; receiving at least one image of an object card; determining identifying attributes and physical characteristics of the object card based on the at least one image; selecting, from the graded card database, a comparison group including potentially a plurality of comparison cards based on the identifying attribute of the object card; determining a similarity between the object card and each comparison card based on the physical characteristic; and determining a likely grade for the object card based on the similarity.Type: ApplicationFiled: April 21, 2021Publication date: October 27, 2022Inventor: Chintan Desai
-
Patent number: 11288513Abstract: Described herein is a system for predictive image analysis to provide a response to a user input. To reduce a system response time when responding to user inputs that relate to image data analysis, the system processes data relating to past user inputs to predict when a user may request information relating to image data. Using pattern data (determined by the system), the system determines that a trigger to initiate image analysis occurred. The trigger may indicate that the system is expected to receive a user input relating to image data. The system processes image data, in advance of receiving the user input, to determine and store feature data that can be used to generate an output responsive to a user input. Then when the user input is received, the system sends output data (generated using the determined feature data) responsive to the user input.Type: GrantFiled: November 6, 2019Date of Patent: March 29, 2022Assignee: Amazon Technologies, Inc.Inventors: Chintan Desai, Tarun Venkatesh Ravva, Yen-Yi Lai, Prathyusha Moparthi, Tong Wang, Anthony Payauys
-
Patent number: 10331610Abstract: A universal asynchronous receiver/transmitter (UART) interface is disclosed. The UART interface may include a configurable asynchronous receiver and transmitter unit; and a configurable state machine, wherein the state machine allows configuration of the receiver and transmitter unit to support various baud rates and provide for start bit and stop bit configuration, wherein the state machine is further configurable to automatically support a plurality of communication protocols.Type: GrantFiled: June 17, 2016Date of Patent: June 25, 2019Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Roshan Samuel, Janmichael Aberouette, Ward Brown, Chintan Desai, Brant Ivey, Razvan Dochia
-
Publication number: 20160371220Abstract: A universal asynchronous receiver/transmitter (UART) interface is disclosed. The UART interface may include a configurable asynchronous receiver and transmitter unit; and a configurable state machine, wherein the state machine allows configuration of the receiver and transmitter unit to support various baud rates and provide for start bit and stop bit configuration, wherein the state machine is further configurable to automatically support a plurality of communication protocols.Type: ApplicationFiled: June 17, 2016Publication date: December 22, 2016Applicant: Microchip Technology IncorporatedInventors: Roshan Samuel, Janmichael Aberouette, Ward Brown, Chintan Desai, Brant Ivey, Razvan Dochia
-
Patent number: 8649476Abstract: In described embodiments, a transceiver includes a baud-rate clock and data recovery (CDR) module with an eye sampler, and an adaptation module for adaptively setting parameters of various circuit elements, such as timing, equalizer and gain elements. Data sampling clock phase of the CDR module is set for sampling at, for example, near the center of a data eye detected by the eye sampler, and the phase of data error sampling latch(es) is skewed by the CDR module with respect to the phase of the data sampling latch. Since the error signal driving the timing adaptation contains the information of the pulse response that the CDR module encounters, the phase of timing error sampling latch(es) of the CDR module is skewed based on maintaining a relative equivalence of input pulse response residual pre-cursor and residual post-cursor with respect to the timing error sampling clock phase.Type: GrantFiled: April 7, 2011Date of Patent: February 11, 2014Assignee: LSI CorporationInventors: Amaresh Malipatil, Wingfaat Liu, Ye Liu, Freeman Y. Zhong, Chintan Desai
-
Publication number: 20120257652Abstract: In described embodiments, a transceiver includes a baud-rate clock and data recovery (CDR) module with an eye sampler, and an adaptation module for adaptively setting parameters of various circuit elements, such as timing, equalizer and gain elements. Data sampling clock phase of the CDR module is set for sampling at, for example, near the center of a data eye detected by the eye sampler, and the phase of data error sampling latch(es) is skewed by the CDR module with respect to the phase of the data sampling latch. Since the error signal driving the timing adaptation contains the information of the pulse response that the CDR module encounters, the phase of timing error sampling latch(es) of the CDR module is skewed based on maintaining a relative equivalence of input pulse response residual pre-cursor and residual post-cursor with respect to the timing error sampling clock phase.Type: ApplicationFiled: April 7, 2011Publication date: October 11, 2012Inventors: Amaresh Malipatil, Wingfaat Liu, Ye Liu, Freeman Y. Zhong, Chintan Desai
-
Publication number: 20060093028Abstract: A multi-phase adaptive decision feedback equalizer minimizes post-cursor inter-symbol interference in a current data bit based on values of subsequent data bits in a data communication system. In one form, the receiver includes a plurality of modules each having a respective adaptive decision feedback equalizer. A processor responsive to output signals from each of the plurality of modules generates a plurality of coefficient values. The adaptive decision feedback equalizer has a plurality of taps receiving a respective output signal from one of the modules and a respective coefficient value to generate a respective correction signal. The correction signals are summed with the data signal and processed to recover the data. Pre-calculation of coefficients permits rapid selection of data. Multi-phase operation permits higher data frequencies.Type: ApplicationFiled: November 1, 2004Publication date: May 4, 2006Applicant: LSI Logic CorporationInventors: Vishnu Balan, Joseph Caroselli, Ye Liu, Chintan Desai, Jenn-Gang Chern
-
Patent number: 6862296Abstract: A receive deserializer circuit which frames parallel data utilizes a skip-bit technique for aligning a predefined data reference pattern with a word clock. The receive deserializer circuit includes a sampling flip flop which receives serial data including a data reference pattern. The sampling flip flop samples and retimes the serial data to a recovered clock. A demultiplexer then deserializes the retimed serial data into a parallel data word which is timed to a word clock from a clock generator. A comparator makes comparisons of the parallel data word with a preset data reference pattern until a match results. A logic controller interprets whether the output of the comparator is a match and generates a shift pulse following each comparison which does not result in a match. The clock generator divides the recovered clock into eight phase clocks. One of the phase clocks is a word clock.Type: GrantFiled: December 21, 1999Date of Patent: March 1, 2005Assignee: LSI Logic CorporationInventor: Chintan Desai
-
Patent number: 6288656Abstract: A receive deserializer which regenerates parellel data words that have been broken into smaller data words and serially transmitted over multiple data channels uses an external state machine to shift word clocks with respect to data until the output of the channel last to receive a predefined data reference pattern is framed and provides storage to hold data for the channels which receive the reference pattern earlier.Type: GrantFiled: December 21, 1999Date of Patent: September 11, 2001Assignee: LSI Logic CorporationInventor: Chintan Desai
-
Patent number: 6265924Abstract: A delay line provides a variable delay in the clock path and increases the operating frequency range through the use of delay stages which have non-uniform propagation delay with respect to one another. The range of operating frequency is increased by keeping the delay stages with the minimum propagation delay in the center of the delay line while the delay stages with the maximum propagation delay are toward the ends of the delay line.Type: GrantFiled: December 21, 1999Date of Patent: July 24, 2001Assignee: LSI Logic CorporationInventor: Chintan Desai