Patents by Inventor Chiraag Juvekar
Chiraag Juvekar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Correcting physical unclonable function errors based on short integers solutions to lattice problems
Patent number: 11804971Abstract: Physical unclonable functions (PUFs) are described. The PUFs utilize intrinsic information to determine the confidence level of comparison values. The information about confidence levels may be used to simplify the process of recovering the PUF secret. Since the information about confidence levels may be intrinsic, and not know outside the PUF, the PUF may be secure.Type: GrantFiled: August 5, 2020Date of Patent: October 31, 2023Assignee: Analog Devices, Inc.Inventor: Chiraag Juvekar -
Patent number: 11706019Abstract: Systems and methods for implementing confidential communications between nodes of a network provide reduced power consumption, require less memory, and provide improved security, relative to previously-known systems and method. Preferred embodiments implement protocol functions in hardware, as opposed to software, to yield some or all of the foregoing improvements. Some embodiments use a hashing circuit for multiple purposes, while maintaining its ability to compute successive intermediate hash values. Some embodiments improve security of systems using circuits configured to leverage a favorable data format.Type: GrantFiled: June 14, 2021Date of Patent: July 18, 2023Assignee: Massachusetts Institute of TechnologyInventors: Anantha P. Chandrakasan, Chiraag Juvekar, Utsav Banerjee
-
Publication number: 20220303145Abstract: A method and electronic device for configuring a PUF, wherein: PUF cells are configured to use a signal path; determining a winner of racing pairs of PUF cells in a first round and in a second round wherein winners of the first round are raced; the first and second round are repeated for different signal paths; determining, for each signal path, a comparison metric, wherein the comparison metric is based on the count of the outputs of the PUF cells having the signal path in common; determining an optimum signal path for the PUF from the respective comparison metrics; and configuring the PUF to use the optimum signal path.Type: ApplicationFiled: March 18, 2021Publication date: September 22, 2022Applicant: Analog Devices, Inc.Inventors: Chiraag JUVEKAR, Abhijit KUVAR
-
CORRECTING PHYSICAL UNCLONABLE FUNCTION ERRORS BASED ON SHORT INTEGERS SOLUTIONS TO LATTICE PROBLEMS
Publication number: 20220045871Abstract: Physical unclonable functions (PUFs) are described. The PUFs utilize intrinsic information to determine the confidence level of comparison values. The information about confidence levels may be used to simplify the process of recovering the PUF secret. Since the information about confidence levels may be intrinsic, and not know outside the PUF, the PUF may be secure.Type: ApplicationFiled: August 5, 2020Publication date: February 10, 2022Applicant: Analog Devices, Inc.Inventor: Chiraag Juvekar -
Publication number: 20210306138Abstract: Systems and methods for implementing confidential communications between nodes of a network provide reduced power consumption, require less memory, and provide improved security, relative to previously-known systems and method. Preferred embodiments implement protocol functions in hardware, as opposed to software, to yield some or all of the foregoing improvements. Some embodiments use a hashing circuit for multiple purposes, while maintaining its ability to compute successive intermediate hash values. Some embodiments improve security of systems using circuits configured to leverage a favorable data format.Type: ApplicationFiled: June 14, 2021Publication date: September 30, 2021Inventors: Anantha P. CHANDRAKASAN, Chiraag JUVEKAR, Utsav BANERJEE
-
Patent number: 11070362Abstract: Systems and methods for implementing confidential communications between nodes of a network provide reduced power consumption, require less memory, and provide improved security, relative to previously-known systems and method. Preferred embodiments implement protocol functions in hardware, as opposed to software, to yield some or all of the foregoing improvements. Some embodiments use a hashing circuit for multiple purposes, while maintaining its ability to compute successive intermediate hash values. Some embodiments improve security of systems using circuits configured to leverage a favorable data format.Type: GrantFiled: February 12, 2019Date of Patent: July 20, 2021Assignee: Massachusetts Institute of TechnologyInventors: Anantha Chandrakasan, Chiraag Juvekar, Utsav Banerjee
-
Patent number: 11018526Abstract: Wireless resonant inductive power receivers for achieving detuning for a resonant wireless power transfer system including cooperative power sharing is described. Cooperative power sharing allows for detuning one or more wireless received coupled to a wireless charger to alter the power received at each wireless receiver.Type: GrantFiled: February 8, 2018Date of Patent: May 25, 2021Assignee: Massachusetts Institute of TechnologyInventors: Anantha P. Chandrakasan, Nachiket V. Desai, Chiraag Juvekar
-
Patent number: 10651687Abstract: A method and apparatus for achieving detuning for a resonant wireless power transfer system including cryptography is described. Detuning for a resonant wireless power transfer system including cryptography allows for detuning a wireless receiver based upon authentication between the wireless receiver and a wireless charger.Type: GrantFiled: February 8, 2018Date of Patent: May 12, 2020Assignee: MASSACHUSETTS INSTITUTE OF TECHNOLOGYInventors: Anantha P. Chandrakasan, Nachiket V. Desai, Chiraag Juvekar, Shubham Chandak
-
Patent number: 10541016Abstract: Read-only (“RO”) data consisting of a physically unclonable function (“PUF”) pattern is written to a ferroelectric random-access memory (“FRAM”) memory array. The FRAM array is baked to imprint the PUF pattern with a selected average depth of imprint and a corresponding average read reliability. The average depth of imprint and corresponding average read reliability are determined during testing after baking. The PUF pattern as read after baking is compared to the PUF pattern as written prior to baking. Additional PUF pattern writing and baking cycles may be performed until the average depth of imprint and associated read reliability reach a first selected level. Integrated circuits determined to be over-imprinted by exceeding a second selected level may be rejected. The first and second levels of PUF pattern imprint are selected such as to produce FRAM arrays with a unique fingerprint for each individual FRAM array-containing integrated circuit.Type: GrantFiled: August 31, 2018Date of Patent: January 21, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chiraag Juvekar, Joyce Kwong, Clive Bittlestone, Srinath Ramaswamy
-
Publication number: 20190253396Abstract: Systems and methods for implementing confidential communications between nodes of a network provide reduced power consumption, require less memory, and provide improved security, relative to previously-known systems and method. Preferred embodiments implement protocol functions in hardware, as opposed to software, to yield some or all of the foregoing improvements. Some embodiments use a hashing circuit for multiple purposes, while maintaining its ability to compute successive intermediate hash values. Some embodiments improve security of systems using circuits configured to leverage a favorable data format.Type: ApplicationFiled: February 12, 2019Publication date: August 15, 2019Inventors: Anantha Chandrakasan, Chiraag Juvekar, Utsav Banerjee
-
Publication number: 20190245384Abstract: Wireless resonant inductive power receivers for achieving detuning for a resonant wireless power transfer system including cooperative power sharing is described.Type: ApplicationFiled: February 8, 2018Publication date: August 8, 2019Inventors: Anantha P. Chandrakasan, Nachiket V. Desai, Chiraag Juvekar
-
Publication number: 20190245385Abstract: A method and apparatus for achieving detuning for a resonant wireless power transfer system including cryptography is described. Detuning for a resonant wireless power transfer system including cryptography allows for detuning a wireless receiver based upon authentication between the wireless receiver and a wireless charger.Type: ApplicationFiled: February 8, 2018Publication date: August 8, 2019Inventors: Anantha P. Chandrakasan, Nachiket V. Desai, Chiraag Juvekar, Shubham Chandak
-
Publication number: 20190019545Abstract: Read-only (“RO”) data consisting of a physically unclonable function (“PUF”) pattern is written to a ferroelectric random-access memory (“FRAM”) memory array. The FRAM array is baked to imprint the PUF pattern with a selected average depth of imprint and a corresponding average read reliability. The average depth of imprint and corresponding average read reliability are determined during testing after baking. The PUF pattern as read after baking is compared to the PUF pattern as written prior to baking. Additional PUF pattern writing and baking cycles may be performed until the average depth of imprint and associated read reliability reach a first selected level. Integrated circuits determined to be over-imprinted by exceeding a second selected level may be rejected. The first and second levels of PUF pattern imprint are selected such as to produce FRAM arrays with a unique fingerprint for each individual FRAM array-containing integrated circuit.Type: ApplicationFiled: August 31, 2018Publication date: January 17, 2019Inventors: Chiraag Juvekar, Joyce Kwong, Clive Bittlestone, Srinath Ramswamy
-
Patent number: 10068631Abstract: Read-only (“RO”) data consisting of a physically unclonable function (“PUF”) pattern is written to a ferroelectric random-access memory (“FRAM”) memory array. The FRAM array is baked to imprint the PUF pattern with a selected average depth of imprint and a corresponding average read reliability. The average depth of imprint and corresponding average read reliability are determined during testing after baking. The PUF pattern as read after baking is compared to the PUF pattern as written prior to baking. Additional PUF pattern writing and baking cycles may be performed until the average depth of imprint and associated read reliability reach a first selected level. Integrated circuits determined to be over-imprinted by exceeding a second selected level may be rejected. The first and second levels of PUF pattern imprint are selected such as to produce FRAM arrays with a unique fingerprint for each individual FRAM array-containing integrated circuit.Type: GrantFiled: July 8, 2015Date of Patent: September 4, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chiraag Juvekar, Joyce Kwong, Clive Bittlestone, Srinath Ramaswamy
-
Patent number: 9711715Abstract: Read-only (“RO”) data to be permanently imprinted in storage cells of a memory array are written to the memory array. One or more over-stress conditions such as heat, over-voltage, over-current and/or mechanical stress are then applied to the memory array or to individual storage cells within the memory array. The over-stress condition(s) act upon one or more state-determining elements of the storage cells to imprint the RO data. The over-stress condition permanently alters a value of a state-determining property of the state-determining element without incapacitating normal operation of the storage cell. The altered value of the state-determining property biases the cell according to the state of the RO data bit. The bias is detectable in the cell read-out signal. A pre-written ferroelectric random-access memory (“FRAM”) array is baked. Baking traps electric dipoles oriented in a direction corresponding to a state of the pre-written data and forms am RO data imprint.Type: GrantFiled: June 22, 2016Date of Patent: July 18, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chiraag Juvekar, Joyce Kwong, Clive Bittlestone, Srinath Ramaswamy, Stephen Heinrich-Barna
-
Publication number: 20170011790Abstract: Read-only (“RO”) data consisting of a physically unclonable function (“PUF”) pattern is written to a ferroelectric random-access memory (“FRAM”) memory array. The FRAM array is baked to imprint the PUF pattern with a selected average depth of imprint and a corresponding average read reliability. The average depth of imprint and corresponding average read reliability are determined during testing after baking The PUF pattern as read after baking is compared to the PUF pattern as written prior to baking Additional PUF pattern writing and baking cycles may be performed until the average depth of imprint and associated read reliability reach a first selected level. Integrated circuits determined to be over-imprinted by exceeding a second selected level may be rejected. The first and second levels of PUF pattern imprint are selected such as to produce FRAM arrays with a unique fingerprint for each individual FRAM array-containing integrated circuit.Type: ApplicationFiled: July 8, 2015Publication date: January 12, 2017Inventors: Chiraag Juvekar, Joyce Kwong, Clive Bittlestone, Srinath Ramaswamy
-
Publication number: 20160365510Abstract: Read-only (“RO”) data to be permanently imprinted in storage cells of a memory array are written to the memory array. One or more over-stress conditions such as heat, over-voltage, over-current and/or mechanical stress are then applied to the memory array or to individual storage cells within the memory array. The over-stress condition(s) act upon one or more state-determining elements of the storage cells to imprint the RO data. The over-stress condition permanently alters a value of a state-determining property of the state-determining element without incapacitating normal operation of the storage cell. The altered value of the state-determining property biases the cell according to the state of the RO data bit. The bias is detectable in the cell read-out signal. A pre-written ferroelectric random-access memory (“FRAM”) array is baked. Baking traps electric dipoles oriented in a direction corresponding to a state of the pre-written data and forms am RO data imprint.Type: ApplicationFiled: June 22, 2016Publication date: December 15, 2016Inventors: Chiraag Juvekar, Joyce Kwong, Clive Bittlestone, Srinath Ramaswamy, Stephen Heinrich-Barna
-
Patent number: 9401196Abstract: Read-only (“RO”) data to be permanently imprinted in storage cells of a memory array are written to the memory array. One or more over-stress conditions such as heat, over-voltage, over-current and/or mechanical stress are then applied to the memory array or to individual storage cells within the memory array. The over-stress condition(s) act upon one or more state-determining elements of the storage cells to imprint the RO data. The over-stress condition permanently alters a value of a state-determining property of the state-determining element without incapacitating normal operation of the storage cell. The altered value of the state-determining property biases the cell according to the state of the RO data bit. The bias is detectable in the cell read-out signal. A pre-written ferroelectric random-access memory (“FRAM”) array is baked. Baking traps electric dipoles oriented in a direction corresponding to a state of the pre-written data and forms am RO data imprint.Type: GrantFiled: June 11, 2015Date of Patent: July 26, 2016Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chiraag Juvekar, Joyce Kwong, Clive Bittlestone, Srinath Ramaswamy, Stephen K. Heinrich-Barna