Patents by Inventor Choon Gun Por
Choon Gun Por has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11231937Abstract: A method and system method for communication port management in a device. The method including enabling a set of communication ports in response to power up of the device, detecting connection at a port in the set of communication ports prior to operating system boot of the device, and connecting an external device to an operational component of the device in response to the connection at the port.Type: GrantFiled: October 24, 2017Date of Patent: January 25, 2022Assignee: Intel CorporationInventor: Choon Gun Por
-
Patent number: 10862730Abstract: Embodiments may include systems and methods for communication including a plurality of controllers and coordination circuitry, to control communication to or from an interface circuitry. The interface circuitry includes a plurality of pins, where a first group of pins of the plurality of pins is for a first communication protocol, and a second group of pins of the plurality of pins is for a second communication protocol. A first controller is coupled to the interface circuitry through the first group of pins, and a second controller is coupled to the interface circuitry through the second group of pins. The coordination circuitry is to select the first controller or the second controller to control communication to or from the interface circuitry. Other embodiments may be described and/or claimed.Type: GrantFiled: September 27, 2018Date of Patent: December 8, 2020Assignee: Intel CorporationInventors: Karthi Vadivelu, Choon Gun Por
-
Publication number: 20190121647Abstract: A method and system method for communication port management in a device. The method including enabling a set of communication ports in response to power up of the device, detecting connection at a port in the set of communication ports prior to operating system boot of the device, and connecting an external device to an operational component of the device in response to the connection at the port.Type: ApplicationFiled: October 24, 2017Publication date: April 25, 2019Inventor: Choon Gun POR
-
Publication number: 20190044785Abstract: Embodiments may include systems and methods for communication including a plurality of controllers and coordination circuitry, to control communication to or from an interface circuitry. The interface circuitry includes a plurality of pins, where a first group of pins of the plurality of pins is for a first communication protocol, and a second group of pins of the plurality of pins is for a second communication protocol. A first controller is coupled to the interface circuitry through the first group of pins, and a second controller is coupled to the interface circuitry through the second group of pins. The coordination circuitry is to select the first controller or the second controller to control communication to or from the interface circuitry. Other embodiments may be described and/or claimed.Type: ApplicationFiled: September 27, 2018Publication date: February 7, 2019Inventors: Karthi Vadivelu, Choon Gun Por
-
Patent number: 9575552Abstract: Translation circuitry for facilitating communication between a protocol stack for a PCIe™ communication protocol and a PHY layer for a low power communication standard. In an embodiment, the translation circuitry includes logic is to variously convert signaling between two or more PHY interface standards. The one or more a PHY interface standards may include a PHY Interface for PCI Express (PIPE) specification and a standard for a comparatively low power communication protocol. In another embodiment, the low power communication standard is a Reference M-PHY Module Interface (RMMI) specification.Type: GrantFiled: April 17, 2013Date of Patent: February 21, 2017Assignee: Intel CorporationInventors: Choon Gun Por, Su Wei Lim
-
Patent number: 9329655Abstract: According to some embodiments, a communication interface 110 may include a biasing circuit 140 and a logic unit 130. The biasing circuit 140 may be configured to provide a bias voltage to a port of the communication interface 110. The logic unit 130 may be configured to enable and disable the biasing circuit 140 based on a first signal received from a controller of the communication interface 110. The logic unit 130 may also be configured to enable and disable the biasing circuit 140 based on a suspend signal received from the controller of the communication interface 110.Type: GrantFiled: December 13, 2012Date of Patent: May 3, 2016Assignee: INTEL CORPORATIONInventors: Choon Gun Por, Mun Fook Leong
-
Publication number: 20140304530Abstract: According to some embodiments, a communication interface 110 may include a biasing circuit 140 and a logic unit 130. The biasing circuit 140 may be configured to provide a bias voltage to a port of the communication interface 110. The logic unit 130 may be configured to enable and disable the biasing circuit 140 based on a first signal received from a controller of the communication interface 110. The logic unit 130 may also be configured to enable and disable the biasing circuit 140 based on a suspend signal received from the controller of the communication interface 110.Type: ApplicationFiled: December 13, 2012Publication date: October 9, 2014Inventors: Choon Gun Por, Mun Fook Leong
-
Patent number: 8788852Abstract: A power source device supplies power to a host for charging a finite power source of the host. The power is supplied through an interface connecting the host device. The interface may be a Universal Serial Bus (USB) cable or another type of local connection cable.Type: GrantFiled: July 1, 2011Date of Patent: July 22, 2014Assignee: Intel CorporationInventors: Ee Wen Chun, Choon Gun Por
-
Publication number: 20140136748Abstract: An apparatus may include a processor and first logic operable on the processor to output a direct memory access (DMA) activity indicator to indicate a current state of activity of direct memory access data transfer operations. The apparatus may further include second logic operable on the processor to determine scheduled DMA activity to be performed; and third logic operable on the processor to output a pre-wake indicator to a controller before the scheduled DMA activity is to be performed, to satisfy both Quality of Service (QOS) and Power saving needs. Other embodiments are disclosed and claimed.Type: ApplicationFiled: October 3, 2012Publication date: May 15, 2014Inventors: Choon Gun Por, Sern Hong Phan
-
Patent number: 8510583Abstract: Embodiments of the invention utilize a universal serial bus (USB) host controller to traverse an asynchronous data transfer list to identify data transfers to execute. The asynchronous data transfer list may include a plurality of header nodes, each header node to identify data transfers to one of a plurality of devices operatively coupled to an electronic device. The USB host controller may execute an extended sleep mode in response to identifying no data transfers to execute and receiving an indication that the system processor is in a sleep state. The USB host controller may exit the extended sleep mode in response to receiving an indication that the processor is in non-sleep state.Type: GrantFiled: November 2, 2010Date of Patent: August 13, 2013Assignee: Intel CorporationInventors: Choon Gun Por, Karthi R. Vadivelu
-
Publication number: 20130007336Abstract: A power source device supplies power to a host for charging a finite power source of the host. The power is supplied through an interface connecting the host device. The interface may be a Universal Serial Bus (USB) cable or another type of local connection cable.Type: ApplicationFiled: July 1, 2011Publication date: January 3, 2013Inventors: EE WEN CHUN, Choon Gun Por
-
Publication number: 20120005508Abstract: Embodiments of the invention utilize a universal serial bus (USB) host controller to traverse an asynchronous data transfer list to identify data transfers to execute. The asynchronous data transfer list may include a plurality of header nodes, each header node to identify data transfers to one of a plurality of devices operatively coupled to an electronic device. The USB host controller may execute an extended sleep mode in response to identifying no data transfers to execute and receiving an indication that the system processor is in a sleep state. The USB host controller may exit the extended sleep mode in response to receiving an indication that the processor is in non-sleep state.Type: ApplicationFiled: November 2, 2010Publication date: January 5, 2012Inventors: Choon Gun Por, Karthi R. Vadivelu
-
Patent number: 7840733Abstract: A method, device, system, and computer readable medium are disclosed. In one embodiment the method includes dynamically associating a newly active port in a computer system with a first host controller. The first association happens when a total number of currently active ports in the computer system is less than a maximum capacity number of ports for the first host controller. The method also includes dynamically associating the newly active port in the computer system with a second host controller. The second association happens when the total number of currently active ports in the computer system is greater than or equal to the maximum capacity number of ports for the first host controller. In this method, each port, the first host controller, and second host controller all utilize the same protocol.Type: GrantFiled: July 3, 2008Date of Patent: November 23, 2010Assignee: Intel CorporationInventors: Choon Gun Por, Soon Seng Seh
-
Publication number: 20100005204Abstract: A method, device, system, and computer readable medium are disclosed. In one embodiment the method includes dynamically associating a newly active port in a computer system with a first host controller. The first association happens when a total number of currently active ports in the computer system is less than a maximum capacity number of ports for the first host controller. The method also includes dynamically associating the newly active port in the computer system with a second host controller. The second association happens when the total number of currently active ports in the computer system is greater than or equal to the maximum capacity number of ports for the first host controller. In this method, each port, the first host controller, and second host controller all utilize the same protocol.Type: ApplicationFiled: July 3, 2008Publication date: January 7, 2010Inventors: Choon Gun Por, Soon Seng Seh