Patents by Inventor Choon Yee Tan

Choon Yee Tan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11178055
    Abstract: A transmitter device may communicate with a receiver device via one or more data links. Data transmitted over the data links may be conveyed in accordance with a communications protocol that requires a deterministic latency for all data lanes in each of the data links. The receiver device may include a deterministic latency controller configured to store a worst-case latency value acquired upon initial startup and a predetermined link reinitialization latency compensation value. During normal operation, the deterministic latency controller may sum together the worst-case latency value and the predetermined link reinitialization latency compensation value to obtain a total compensated deterministic latency that is applied to all data links for simultaneous data release.
    Type: Grant
    Filed: June 14, 2019
    Date of Patent: November 16, 2021
    Assignee: Intel Corporation
    Inventors: Kok Yoong Foo, Choon Yee Tan, Sze Yin Lee
  • Publication number: 20210011874
    Abstract: The present application is directed to an electronic device that includes a receiver configured to receive data from a second electronic device. The data includes a plurality of blocks, and each block of the plurality of blocks comprises a sync header. The receiver is also configured to align the data by performing 2 to 1 multiplexing and output the aligned data.
    Type: Application
    Filed: September 25, 2020
    Publication date: January 14, 2021
    Inventors: Hazem Mohamed Taher Nouh, Choon Yee Tan
  • Patent number: 10756880
    Abstract: The present application is directed to an electronic device that has a receiver configured to receive data from a second electronic device and identify potential sync header locations within a portion of the data by performing a mutually exclusive or (XOR) logic operation on a plurality of sequential pairs of bits of the data. Additionally, the receiver is configured to identify sync headers in the data by determining which of the potential sync header locations is shared in subsequent portions of the data.
    Type: Grant
    Filed: June 21, 2019
    Date of Patent: August 25, 2020
    Assignee: Intel Corporation
    Inventors: Kok Yoong Foo, Choon Yee Tan, Hazem Mohamed Taher Nouh
  • Publication number: 20190319777
    Abstract: The present application is directed to an electronic device that has a receiver configured to receive data from a second electronic device and identify potential sync header locations within a portion of the data by performing a mutually exclusive or (XOR) logic operation on a plurality of sequential pairs of bits of the data. Additionally, the receiver is configured to identify sync headers in the data by determining which of the potential sync header locations is shared in subsequent portions of the data.
    Type: Application
    Filed: June 21, 2019
    Publication date: October 17, 2019
    Inventors: Kok Yoong Foo, Choon Yee Tan, Hazem Mohamed Taher Nouh
  • Publication number: 20190306062
    Abstract: A transmitter device may communicate with a receiver device via one or more data links. Data transmitted over the data links may be conveyed in accordance with a communications protocol that requires a deterministic latency for all data lanes in each of the data links. The receiver device may include a deterministic latency controller configured to store a worst-case latency value acquired upon initial startup and a predetermined link reinitialization latency compensation value. During normal operation, the deterministic latency controller may sum together the worst-case latency value and the predetermined link reinitialization latency compensation value to obtain a total compensated deterministic latency that is applied to all data links for simultaneous data release.
    Type: Application
    Filed: June 14, 2019
    Publication date: October 3, 2019
    Applicant: Intel Corporation
    Inventors: Kok Yoong Foo, Choon Yee Tan, Sze Yin Lee